Features

- Low-voltage and Standard-voltage Operation
- 1.8 (V_{CC} = 1.8V to 3.6V) Internally Organized 2048 x 8 (16K)
- **Two-wire Serial Interface**
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- **Bidirectional Data Transfer Protocol**
- 1 MHz (3.6V, 2.7V, 2.5V), 400 kHz (1.8V) Compatibility
- Write Protect Pin for Hardware Data Protection
- 16-byte Page (16K) Write Modes
- ٠ Partial Page Writes Allowed
- Self-timed Write Cycle (5 ms max)
- High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini-MAP (MLP 2x3), 5-lead SOT23, 8-lead TSSOP and 8-ball dBGA2 Packages
- Lead-free/Halogen-free
- Die Sales: Wafer Form, Waffle Pack and Bumped Wafers

Description

The AT24C16B provides 16384 bits of serial electrically erasable and programmable read-only memory (EEPROM) organized as 2048 words of 8 bits each. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The AT24C16B is available in space-saving 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead Ultra Thin Mini-MAP (MLP 2x3), 5-lead SOT23, 8-lead TSSOP, and 8-ball dBGA2 packages and is accessed via a Two-wire serial interface. In addition, the AT24C16B is available in 1.8V (1.8V to 3.6V) version.

Table 1. Pin Configuration **Pin Name** Function A0 - A2 No Connect SDA Serial Data SCL Serial Clock Input WP Write Protect NC No Connect GND Ground VCC Power Supply

8-lead Ultra Thin Min

/lini-MAP (MLP 2x3)							
VCC			A0				
WP		2	A1				
SCL	6	3	A2				
SDA	5	4	GND				
Bottom View							

8-lead TSSOP					
A0 🗆	$1 \bigcirc$	8	□ vcc		
A1 🗆	2	7	🗆 WP		
A2 🗆	3	6			
GND □	4	5	🗆 SDA		

5-lead SOT23

SCL	1	5	□ WP
GND	2		
SDA	3	4	vcc

8-ball dBGA2						
VCC WP	8		A0			
WP	7	2	A1			
SCL SDA	6		A2			
SDA	5	4	GND			
Bottom View						

8-lead SOIC						
A0 🗔	1	8	vcc			
A1 🗔	2	7	WP			
A2 🗔	3	6	SCL			
GND 🗔	4	5	SDA			

8-lead PDIP							
A0 🗆	1	\bigcirc 8					
A1 🗆	2	7	🗆 WP				
A2 🗆	З	6					
GND 🗆	4	5	SDA				



Two-wire Serial EEPROM

16K (2048 x 8)

AT24C16B

Preliminary

5175A-SEEPR-09/06






Absolute Maximum Ratings

Operating Temperature55°C to	o +125°C
Storage Temperature65°C to	o +150°C
Voltage on Any Pin with Respect to Ground1.0V	' to +5.0V
Maximum Operating Voltage	4.3V
DC Output Current	5.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 1. Block Diagram



Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open-collector devices.

DEVICE/PAGE ADDRESSES (A2, A1, A0): The AT24C16B does not use the device address pins, which limits the number of devices on a single bus to one. The A0, A1, A2 are no connects and can be connected to ground.

WRITE PROTECT (WP): The AT24C16B has a write protect pin that provides hardware data protection. The write protect pin allows normal read/write operations when connected to ground (GND). When the write protect pin is connected to V_{CC} , the write protection feature is enabled and operates as shown in Table 2.

Table 2. Write Protect

	Part of the Array Protected			
WP Pin				
Status	24C16B			
At V _{CC}	Full (16K) Array			
At GND	Normal Read/Write Operations			

Memory Organization AT24C16B, 16K SERIAL EEPROM: Internally organized with 128 pages of 16 bytes each, the 16K requires an 11-bit data word address for random word addressing.





Table 3. Pin Capacitance⁽¹⁾

Applicable over recommended operating range from $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +1.8V$

Symbol	Test Condition	Max	Units	Conditions
C _{I/O}	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C _{IN}	Input Capacitance (SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

Table 4. DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +3.6V (unless otherwise noted)

Symbol	Parameter	Test Condition	Test Condition		Тур	Max	Units
V _{CC1}	Supply Voltage			1.8		3.6	V
I _{CC1}	Supply Current	$V_{CC} = 3.6V$	READ at 400 kHz		1.0	2.0	mA
I _{CC2}	Supply Current	$V_{\rm CC} = 3.6 V$	WRITE at 400 kHz		2.0	3.0	mA
	Standby Current	$V_{\rm CC} = 1.8V$				1.0	μA
I _{SB1}	(1.8V option)	$V_{\rm CC} = 3.6 V$	- V _{IN} = V _{CC} or V _{SS}			3.0	
ILI	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } V_{SS}$			0.10	3.0	μA
I _{LO}	Output Leakage Current	$V_{OUT} = V_{CC} \text{ or } V_{SS}$			0.05	3.0	μA
V _{IL}	Input Low Level ⁽¹⁾					V _{CC} x 0.3	V
V _{IH}	Input High Level ⁽¹⁾			V _{CC} x 0.7		V _{CC} + 0.5	V
V _{OL2}	Output Low Level	$V_{\rm CC} = 3.0 V$	I _{OL} = 2.1 mA			0.4	V
V _{OL1}	Output Low Level	V _{CC} = 1.8V	I _{OL} = 0.15 mA			0.2	V

Notes: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

Table 5. AC Characteristics (Industrial Temperature)

Applicable over recommended operating range from $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +3.6V, CL = 100 pF (unless otherwise noted). Test conditions are listed in Note 2.

		1	1.8-volt		2.5-volt		3.6-volt	
Symbol	Parameter	Min	Мах	Min	Max	Min	Max	Units
f _{SCL}	Clock Frequency, SCL		400		1000		1000	kHz
t _{LOW}	Clock Pulse Width Low	1.3		0.4		0.4		μs
t _{HIGH}	Clock Pulse Width High	0.6		0.4		0.4		μs
t _{AA}	Clock Low to Data Out Valid	0.05	0.9	0.05	0.55	0.05	0.55	μs
t _{BUF}	Time the bus must be free before a new transmission can start ⁽¹⁾	1.3		0.5		0.5		μs
t _{HD.STA}	Start Hold Time	0.6		0.25		0.25		μs
t _{SU.STA}	Start Set-up Time	0.6		0.25		0.25		μs
t _{HD.DAT}	Data In Hold Time	0		0		0		μs
t _{SU.DAT}	Data In Set-up Time	100		100		100		ns
t _R	Inputs Rise Time ⁽¹⁾		0.3		0.3		0.3	μs
t _F	Inputs Fall Time ⁽¹⁾		300		100		100	ns
t _{SU.STO}	Stop Set-up Time	0.6		0.25		0.25		μs
t _{DH}	Data Out Hold Time	50		50		50		ns
t _{WR}	Write Cycle Time		5		5		5	ms
Endurance ⁽¹⁾	25°C, Page Mode, 3.3V		1,000,000				·	Write Cycles

Notes: 1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions:

 R_L (connects to V_{CC}): 1.3 k Ω (2.5V, 3.6V), 10 k Ω (1.8V) Input pulse voltages: 0.3 V_{CC} to 0.7 V_{CC} Input rise and fall times: \leq 50 ns Input and output timing reference voltages: 0.5 V_{CC}





Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 4 on page 7). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 5 on page 8).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 5 on page 8).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.


STANDBY MODE: The AT24C16B features a low-power standby mode which is enabled: (a) upon power-up and (b) after the receipt of the STOP bit and the completion of any internal operations.

SOFTWARE RESET: After an interruption in protocol, power loss or system reset, any 2-wire part can be protocol reset by following these steps:

- 1. Clock up to 9 cycles.
- 2. Look for SDA high in each cycle while SCL is high.
- 3. Create a start condition.


查询"AT24C16B"供应商 Bus Timing

Figure 2. SCL: Serial Clock, SDA: Serial Data I/O®



Write Cycle Timing

Figure 3. SCL: Serial Clock, SDA: Serial Data I/O








Figure 4. Data Validity









查询"AT24C16B"供应商 Figure 5. Start and Stop Definition







AT24C16B Preliminary —

查询"AT24C16B"供应商

Device Addressing The 16K EEPROM device requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (refer to Figure 7).

The device address word consists of a mandatory one, zero sequence for the first four most significant bits as shown. This is common to all the EEPROM devices.

The next 3 bits used for memory page addressing and are the most significant bits of the data word address which follows.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a zero. If a compare is not made, the chip will return to a standby state.

Write Operations BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, t_{WR}, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 8 on page 11).

PAGE WRITE: The 16K EEPROM is capable of an 16-byte page write.

A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to fifteen data words. The EEPROM will respond with a zero after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 9 on page 11).

The data word address lower three bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than sixteen data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a zero allowing the read or write sequence to continue.

Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to one. There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page.





Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input zero but does generate a following stop condition (see Figure 10 on page 11).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a zero but does generate a following stop condition (see Figure 11 on page 12).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a zero but does generate a following stop condition (see Figure 12 on page 12).

查询"AT24C16B"供应商

Figure 7. Device Address



Figure 8. Byte Write




Figure 9. Page Write





Figure 10. Current Address Read







查询"AT24C16B"供应商 Figure 11. Random Read





Figure 12. Sequential Read



查询"AT24C16B"供应商

AT24C16B Ordering Information

Ordering Codes	Voltage	Package	Operating Range
AT24C16B-PU (Bulk Form Only)	1.8	8P3	
AT24C16BN-SH-B ⁽¹⁾ (NiPdAu Lead Finish)	1.8	8S1	
AT24C16BN-SH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8S1	Lead-Free
AT24C16B-TH-B ⁽¹⁾ (NiPdAu Lead Finish)	1.8	8A2	Halogen-Free
AT24C16B-TH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8A2	Industrial Temperature
AT24C16BY6-YH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8Y6	(-40°C to 85°C)
AT24C16BTSU-T ⁽²⁾	1.8	5TS1	
AT24C16BU3-UU-T ⁽²⁾	1.8	8U3-1	
AT24C16B-W-11 ⁽³⁾	1.8	Die Sales	Industrial Temperature (-40°C to 85°C)

Notes: 1. "-B" denotes bulk.

2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP, Ultra Thin Mini MAP, SOT23, dBGA2 = 5K per reel.

3. Available in waffle pack, tape and reel, and wafer form; order as SL788 for inkless wafer form. Bumped die available upon request. Please contact Serial EEPROM Marketing.


Package Type	
8P3	8-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline (JEDEC SOIC)
8A2	8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)
8Y6	8-lead, 2.0 mm x 3.00 mm Body, 0.50 mm Pitch, Ultra Thin Mini-MAP, Dual No Lead Package (DFN), (MLP 2x3 mm)
5TS1	5-lead, 2.90 mm x 1.60 mm Body, Plastic Thin Shrink Small Outline Package (SOT23)
8U3-1	8-ball, die Ball Grid Away Package (dBGA2)
Options	
-1.8	Low-voltage (1.8V to 3.6V)






查询"AT24C16B"供应商 Packaging Information

8P3 – PDIP




查询"AT24C16B"供应商 8S1 - JEDEC SOIC








查询"AT24C16B"供应商 8A2 - TSSOP




16 AT24C16B Preliminary

查询"AT24C16B"供应商 8Y6 - Mini Map










AT24C16B Preliminary

18

查询"AT24C16B"供应商 8U3-1 - dBGA2







Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759


Biometrics/Imaging/Hi-Rel MPU/

High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

©2006 Atmel Corporation. All rights reserved. Atmel[®], logo and combinations thereof, Everywhere You Are[®] and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.



5175A-SEEPR-09/06