

# LM3S608 Microcontroller

DATA SHEET

Copyright © 2007 Luminary Micro, Inc.

## 查询"LM3S608"供应商 Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007 Luminary Micro, Inc. All rights reserved. Stellaris is a registered trademark and Luminary Micro and the Luminary Micro logo are trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





LUMINARY MICRO<sup>™</sup>

## 查询"LM3S608"供应商 Table of Contents

About	This Document	17	
	ce		
About <sup>-</sup>	bout This Manual 1		
Related	d Documents	17	
Docum	entation Conventions	17	
1	Architectural Overview	19	
1.1	Product Features		
1.2	Target Applications		
1.3	High-Level Block Diagram		
1.4	Functional Overview		
1.4.1	ARM Cortex™-M3		
1.4.2	Motor Control Peripherals		
1.4.3	•		
1.4.3	Analog Peripherals		
	Serial Communications Peripherals		
1.4.5	System Peripherals		
1.4.6	Memory Peripherals		
1.4.7	Additional Features		
1.4.8	Hardware Details		
2	ARM Cortex-M3 Processor Core	30	
2.1	Block Diagram	31	
2.2	Functional Description	31	
2.2.1	Serial Wire and JTAG Debug	31	
2.2.2	Embedded Trace Macrocell (ETM)	32	
2.2.3	Trace Port Interface Unit (TPIU)	32	
2.2.4	ROM Table	32	
2.2.5	Memory Protection Unit (MPU)	32	
2.2.6	Nested Vectored Interrupt Controller (NVIC)	32	
3	Memory Map		
4	Interrupts		
5	JTAG Interface		
5.1	Block Diagram		
5.2	Functional Description		
5.2.1	JTAG Interface Pins		
5.2.2	JTAG TAP Controller	43	
5.2.3	Shift Registers		
5.2.4	Operational Considerations		
5.3	Initialization and Configuration		
5.4	Register Descriptions		
5.4.1	Instruction Register (IR)	46	
5.4.2	Data Registers	48	
6	System Control	50	
6.1	Functional Description		
6.1.1	Device Identification		
6.1.2	Reset Control		

6.1.3	Power Control	53
6.1.4	Clock Control	53
6.1.5	System Control	56
6.2	Initialization and Configuration	56
6.3	Register Map	57
6.4	Register Descriptions	58
7	Internal Memory	108
7.1	Block Diagram	
7.2	Functional Description	
7.2.1	SRAM Memory	
7.2.2	Flash Memory	
7.3	Flash Memory Initialization and Configuration	
7.3.1	Changing Flash Protection Bits	
7.3.2	Flash Programming	
7.4	Register Map	
7.5	Flash Register Descriptions (Flash Control Offset)	
7.6	Flash Register Descriptions (System Control Offset)	
8	General-Purpose Input/Outputs (GPIOs)	
8.1	Functional Description	
8.1.1	Data Control	
8.1.2	Interrupt Control	
8.1.3	Mode Control	
8.1.4	Pad Control	
8.1.5	Identification	
8.2	Initialization and Configuration	
8.3	Register Map	
8.4	Register Descriptions	
9	General-Purpose Timers	
<b>9</b> .1	Block Diagram	
9.2	Functional Description	
9.2.1	GPTM Reset Conditions	
9.2.1	32-Bit Timer Operating Modes	
9.2.2	16-Bit Timer Operating Modes	
9.3	Initialization and Configuration	
9.3.1	32-Bit One-Shot/Periodic Timer Mode	
9.3.2	32-Bit Real-Time Clock (RTC) Mode	
9.3.3	16-Bit One-Shot/Periodic Timer Mode	
9.3.4	16-Bit Input Edge Count Mode	
9.3.5	16-Bit Input Edge Timing Mode	
9.3.6	16-Bit PWM Mode	
9.4	Register Map	
9.5	Register Descriptions	
10		
10.1	Watchdog Timer Block Diagram	
10.1	Functional Description	
10.2	Initialization and Configuration	
10.3		
10.4	Register Map	199

查询"L	.M3S608"供应商	
10.5	Register Descriptions	200
11	Analog-to-Digital Converter (ADC)	221
11.1	Block Diagram	
11.2	Functional Description	222
11.2.1	Sample Sequencers	222
11.2.2	Module Control	223
11.2.3	Hardware Sample Averaging Circuit	224
11.2.4	Analog-to-Digital Converter	224
11.2.5	Test Modes	224
11.2.6	Internal Temperature Sensor	224
11.3	Initialization and Configuration	225
11.3.1	Module Initialization	225
11.3.2	Sample Sequencer Configuration	225
11.4	Register Map	226
11.5	Register Descriptions	227
12	Universal Asynchronous Receivers/Transmitters (UARTs)	
12.1	Block Diagram	
12.2	Functional Description	255
12.2.1	Transmit/Receive Logic	255
12.2.2	Baud-Rate Generation	
12.2.3		
12.2.4	FIFO Operation	257
12.2.5	Interrupts	257
12.2.6	Loopback Operation	258
12.3	Initialization and Configuration	258
12.4	Register Map	259
12.5	Register Descriptions	260
13	Synchronous Serial Interface (SSI)	
13.1	Block Diagram	
13.2	Functional Description	
13.2.1	Bit Rate Generation	
13.2.2		
	Interrupts	
13.2.4	Frame Formats	
13.3	Initialization and Configuration	
13.4	Register Map	
13.5	Register Descriptions	
14	Inter-Integrated Circuit (I <sup>2</sup> C) Interface	
14.1	Block Diagram	
14.2	Functional Description	
14.2.1	I <sup>2</sup> C Bus Functional Overview	
14.2.2	Available Speed Modes	
14.2.2	Interrupts	
14.2.4	Loopback Operation	
14.2.5	Command Sequence Flow Charts	
14.3	Initialization and Configuration	
14.4	I <sup>2</sup> C Register Map	

14.5	Register Descriptions (I <sup>2</sup> C Master)	342
14.6	Register Descriptions (I2C Slave)	355
15	Analog Comparator	364
15.1	Block Diagram	
15.2	Functional Description	
15.2.1	Internal Reference Programming	
15.3	Initialization and Configuration	
15.4	Register Map	
15.5	Register Descriptions	
16	Pin Diagram	
17	Signal Tables	376
18	Operating Characteristics	383
19	Electrical Characteristics	384
19.1	DC Characteristics	384
19.1.1	Maximum Ratings	384
19.1.2	Recommended DC Operating Conditions	384
19.1.3	On-Chip Low Drop-Out (LDO) Regulator Characteristics	385
19.1.4	Power Specifications	385
19.1.5	Flash Memory Characteristics	386
19.2	AC Characteristics	386
19.2.1	Load Conditions	386
19.2.2	Clocks	386
19.2.3	Analog-to-Digital Converter	387
19.2.4	Analog Comparator	387
19.2.5	I <sup>2</sup> C	388
19.2.6	Synchronous Serial Interface (SSI)	388
19.2.7	JTAG and Boundary Scan	390
19.2.8	General-Purpose I/O	391
19.2.9	Reset	392
20	Package Information	395
Α	Serial Flash Loader	397
A.1	Serial Flash Loader	397
A.2	Interfaces	397
A.2.1	UART	397
A.2.2	SSI	397
A.3	Packet Handling	398
A.3.1	Packet Format	398
A.3.2	Sending Packets	398
A.3.3	Receiving Packets	398
A.4	Commands	399
A.4.1	COMMAND_PING (0X20)	
A.4.2	COMMAND_GET_STATUS (0x23)	
A.4.3	COMMAND_DOWNLOAD (0x21)	
A.4.4	COMMAND_SEND_DATA (0x24)	
A.4.5	COMMAND_RUN (0x22)	
A.4.6	COMMAND_RESET (0x25)	400

В	Register Quick Reference	402
С	Ordering and Contact Information	415
C.1	Ordering Information	415
C.2	Kits	415
C.3	Company Information	415
C.4	Support Information	416

## 查询"LM3S608"供应商 List of Figures

Figure 1-1.	Stellaris <sup>®</sup> 600 Series High-Level Block Diagram	24
Figure 2-1.	CPU Block Diagram	31
Figure 2-2.	TPIU Block Diagram	32
Figure 5-1.	JTAG Module Block Diagram	41
Figure 5-2.	Test Access Port State Machine	44
Figure 5-3.	IDCODE Register Format	48
Figure 5-4.	BYPASS Register Format	48
Figure 5-5.	Boundary Scan Register Format	49
Figure 6-1.	External Circuitry to Extend Reset	51
Figure 6-2.	Main Clock Tree	54
Figure 7-1.	Flash Block Diagram	108
Figure 8-1.	GPIO Port Block Diagram	125
Figure 8-2.	GPIODATA Write Example	126
Figure 8-3.	GPIODATA Read Example	126
Figure 9-1.	GPTM Module Block Diagram	163
Figure 9-2.	16-Bit Input Edge Count Mode Example	167
Figure 9-3.	16-Bit Input Edge Time Mode Example	168
Figure 9-4.	16-Bit PWM Mode Example	169
Figure 10-1.	WDT Module Block Diagram	198
Figure 11-1.	ADC Module Block Diagram	222
Figure 11-2.	Internal Temperature Sensor Characteristic	225
Figure 12-1.	UART Module Block Diagram	255
Figure 12-2.	UART Character Frame	
Figure 13-1.	SSI Module Block Diagram	292
Figure 13-2.	TI Synchronous Serial Frame Format (Single Transfer)	294
Figure 13-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	295
Figure 13-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	296
Figure 13-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	
Figure 13-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	297
Figure 13-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	298
Figure 13-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	
Figure 13-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	
-	MICROWIRE Frame Format (Single Frame)	
	MICROWIRE Frame Format (Continuous Transfer)	
	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	
0	I <sup>2</sup> C Block Diagram	
Figure 14-2.	I <sup>2</sup> C Bus Configuration	
Figure 14-3.	START and STOP Conditions	
Figure 14-4.	Complete Data Transfer with a 7-Bit Address	
Figure 14-5.	R/S Bit in First Byte	
Figure 14-6.	Data Validity During Bit Transfer on the I <sup>2</sup> C Bus	331
Figure 14-7.	Master Single SEND	
Figure 14-8.	Master Single RECEIVE	
Figure 14-9.	Master Burst SEND	
Figure 14-10.	Master Burst RECEIVE	337

Figure 14-11.	Master Burst RECEIVE after Burst SEND	338
Figure 14-12.	Master Burst SEND after Burst RECEIVE	339
Figure 14-13.	Slave Command Sequence	340
Figure 15-1.	Analog Comparator Module Block Diagram	364
Figure 15-2.	Structure of Comparator Unit	365
Figure 15-3.	Comparator Internal Reference Structure	366
Figure 16-1.	Pin Connection Diagram	375
Figure 19-1.	Load Conditions	386
Figure 19-2.	I <sup>2</sup> C Timing	388
Figure 19-3.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	389
Figure 19-4.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	389
Figure 19-5.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	390
Figure 19-6.	JTAG Test Clock Input Timing	391
Figure 19-7.	JTAG Test Access Port (TAP) Timing	391
Figure 19-8.	JTAG TRST Timing	391
Figure 19-9.	External Reset Timing (RST)	392
Figure 19-10.	Power-On Reset Timing	393
Figure 19-11.	Brown-Out Reset Timing	393
Figure 19-12.	Software Reset Timing	393
Figure 19-13.	Watchdog Reset Timing	394
Figure 19-14.	LDO Reset Timing	394
Figure 20-1.	48-Pin LQFP Package	395

## 查询"LM3S608"供应商 List of Tables

Table 1.	Documentation Conventions	. 17
Table 3-1.	Метогу Мар	. 36
Table 4-1.	Exception Types	. 38
Table 4-2.	Interrupts	. 39
Table 5-1.	JTAG Port Pins Reset State	. 42
Table 5-2.	JTAG Instruction Register Commands	46
Table 6-1.	System Control Register Map	. 57
Table 6-2.	PLL Mode Control	
Table 7-1.	Flash Protection Policy Combinations	110
Table 7-2.	Flash Register Map	113
Table 8-1.	GPIO Pad Configuration Examples	127
Table 8-2.	GPIO Interrupt Configuration Example	128
Table 8-3.	GPIO Register Map	129
Table 9-1.	16-Bit Timer With Prescaler Configurations	166
Table 9-2.	Timers Register Map	172
Table 10-1.	Watchdog Timer Register Map	199
Table 11-1.	Samples and FIFO Depth of Sequencers	222
Table 11-2.	ADC Register Map	226
Table 12-1.	UART Register Map	259
Table 13-1.	SSI Register Map	302
Table 14-1.	Examples of I <sup>2</sup> C Master Timer Period versus Speed Mode	332
Table 14-2.	Inter-Integrated Circuit (I <sup>2</sup> C) Interface Register Map	341
Table 14-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	346
Table 15-1.	Comparator 0 Operating Modes	
Table 15-2.	Internal Reference Voltage and ACREFCTL Field Values	366
Table 15-3.	Analog Comparators Register Map	
Table 17-1.	Signals by Pin Number	
Table 17-2.	Signals by Signal Name	378
Table 17-3.	Signals by Function, Except for GPIO	
Table 17-4.	GPIO Pins and Alternate Functions	381
Table 18-1.	Temperature Characteristics	383
Table 18-2.	Thermal Characteristics	383
Table 19-1.	Maximum Ratings	384
Table 19-2.	Recommended DC Operating Conditions	384
Table 19-3.	LDO Regulator Characteristics	385
Table 19-4.	Detailed Power Specifications	385
Table 19-5.	Flash Memory Characteristics	386
Table 19-6.	Phase Locked Loop (PLL) Characteristics	386
Table 19-7.	Clock Characteristics	386
Table 19-8.	ADC Characteristics	387
Table 19-9.	Analog Comparator Characteristics	387
Table 19-10.	Analog Comparator Voltage Reference Characteristics	
Table 19-11.	I <sup>2</sup> C Characteristics	
Table 19-12.	SSI Characteristics	
Table 19-13.	JTAG Characteristics	390
Table 19-14.	GPIO Characteristics	392

Table 19-15.	Reset Characteristics	392
Table C-1.	Part Ordering Information	415

## 查询"LM3S608"供应商 List of Registers

System	Control	
Register 1		
Register 2	2: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030	61
Register 3	3: LDO Power Control (LDOPCTL), offset 0x034	62
Register 4	4: Raw Interrupt Status (RIS), offset 0x050	63
Register 5		
Register 6	6: Masked Interrupt Status and Clear (MISC), offset 0x058	66
Register 7		
Register 8	3: Run-Mode Clock Configuration (RCC), offset 0x060	68
Register 9		
Register 1		
Register 1		
Register 1	12: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160	
Register 1		
Register 2		
Register 3	30: Software Reset Control 2 (SRCR2), offset 0x048	107
Internal	Memory	108
Register 1	1: Flash Memory Address (FMA), offset 0x000	114
Register 2		
Register 3	3: Flash Memory Control (FMC), offset 0x008	116
Register 4	1: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C	118
Register 5		
Register 6	5: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014	120
Register 7		
Register 8	3: Flash Memory Protection Read Enable (FMPRE), offset 0x130	122
Register 9	9: Flash Memory Protection Program Enable (FMPPE), offset 0x134	123
General-	-Purpose Input/Outputs (GPIOs)	124
Register 1		
Register 2	2: GPIO Direction (GPIODIR), offset 0x400	132
Register 3	3: GPIO Interrupt Sense (GPIOIS), offset 0x404	133

Register 3:       GPIO Interrupt Event (GPIOEN), offset 0x400       134         Register 6:       GPIO Interrupt Kask (GPIOIN), offset 0x410       135         Register 7:       GPIO Raw Interrupt Status (GPIORIS), offset 0x414       137         Register 8:       GPIO Masked Interrupt Status (GPIORIS), offset 0x418       138         Register 9:       GPIO Alternate Function Select (GPIOAFSEL), offset 0x420       140         Register 11:       GPIO Atternate Function Select (GPIODRR), offset 0x500       142         Register 12:       GPIO 4-mA Drive Select (GPIODRR), offset 0x500       144         Register 13:       GPIO Open Drain Select (GPIODRR), offset 0x500       144         Register 14:       GPIO Open Drain Select (GPIODRR), offset 0x500       144         Register 15:       GPIO Pull-Up Select CGPIODRR), offset 0x510       144         Register 16:       GPIO Pull-Up Select CGPIODRR), offset 0x510       145         Register 17:       GPIO Selw Rate Control Select (GPIOPRI), offset 0x512       148         Register 19:       GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0       150         Register 20:       GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFE0       152         Register 22:       GPIO Peripheral Identification 1 (GPIOPeriphID2), offset 0xFE0       153         Register 23:       GPI	<u> </u>		
Register 6:         GPIO Interrupt Mask (GPIOIM), offset 0x410         136           Register 7:         GPIO Maxel Interrupt Status (GPIOMIS), offset 0x418         137           Register 8:         GPIO Mated Interrupt Status (GPIOMIS), offset 0x418         138           Register 10:         GPIO Atternate Function Select (GPIORAR), offset 0x420         140           Register 11:         GPIO 4-mA Drive Select (GPIODRAR), offset 0x500         142           Register 12:         GPIO 4-mA Drive Select (GPIODRAR), offset 0x500         144           Register 13:         GPIO Dem Drain Select (GPIODRAR), offset 0x500         144           Register 16:         GPIO Dull-Up Select (GPIODRAR), offset 0x510         144           Register 16:         GPIO Dull-Down Select (GPIODRAR), offset 0x514         147           Register 17:         GPIO Slew Rate Control Select (GPIOPRI), 0fset 0x514         147           Register 18:         GPIO Peripheral Identification 4 (GPIOPeriphID5), offset 0xFD4         150           Register 21:         GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4         151           Register 22:         GPIO Peripheral Identification 1 (GPIOPeriphID10), offset 0xFE8         155           Register 23:         GPIO Peripheral Identification 1 (GPIOPeriphID10), offset 0xFE4         155           Register 24:         GPIO Peripheral Identification 3 (	Register 4:		
Register 7:         GPIO Raw Interrupt Status (GPIORIS), offset 0x414         137           Register 8:         GPIO Masked Interrupt Status (GPIORIS), offset 0x418         138           Register 9:         GPIO Interrupt Clear (GPIORR), offset 0x420         140           Register 11:         GPIO Atternate Function Select (GPIORR), offset 0x504         142           Register 12:         GPIO 8-mA Drive Select (GPIODRR), offset 0x504         143           Register 13:         GPIO Pull-Darin Select (GPIODRR), offset 0x506         1444           Register 14:         GPIO Pull-Dave Select (GPIODRN), offset 0x510         146           Register 15:         GPIO Pull-Dave Rate Control Select (GPIOSLR), offset 0x518         144           Register 16:         GPIO Dell-Dave Rate Control Select (GPIOSLR), offset 0x518         144           Register 16:         GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0x518         148           Register 19:         GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4         151           Register 20:         GPIO Peripheral Identification 7 (GPIOPeriphID5), offset 0xFD4         152           Register 23:         GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE0         153           Register 23:         GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE0         154           Register 24:         GPI	-		
Register 8:         GPIO Masked Interrupt Status (GPIOMIS), offset 0x418	-		
Register 9:         GPIO Interrupt Clear (GPIOCR), offset 0x41C         139           Register 11:         GPIO Alternate Function Select (GPIODRR), offset 0x500         142           Register 12:         GPIO 4-mA Drive Select (GPIODRR), offset 0x500         143           Register 13:         GPIO 8-mA Drive Select (GPIODRR), offset 0x500         144           Register 14:         GPIO Pull-Up Select (GPIODR), offset 0x501         146           Register 15:         GPIO Pull-Up Select (GPIODR), offset 0x514         147           Register 16:         GPIO Digital Enable (GPIODEN), offset 0x514         147           Register 17:         GPIO Sew Rate Control Select (GPIOPEN), offset 0x514         148           Register 13:         GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0x518         148           Register 21:         GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4         151           Register 22:         GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFD4         152           Register 23:         GPIO Peripheral Identification 1 (GPIOPeriphID7), offset 0xFE4         155           Register 24:         GPIO Peripheral Identification 1 (GPIOPeriphID2), offset 0xFE4         156           Register 25:         GPIO PrimeCell Identification 3 (GPIOPeriphID3), offset 0xFE4         158           Register 26:         GPIO PrimeCell Identifi	-		
Register 10:         GPIO Alternate Function Select (GPIOAFSEL), offset 0x420         140           Register 11:         GPIO 2-mA Drive Select (GPIODRAR), offset 0x504         142           Register 13:         GPIO 8-mA Drive Select (GPIODRAR), offset 0x504         143           Register 13:         GPIO Open Drain Select (GPIODRAR), offset 0x500         144           Register 16:         GPIO Open Drain Select (GPIODRA), offset 0x500         144           Register 16:         GPIO Pull-Dy Select (GPIOPR), offset 0x514         147           Register 17:         GPIO Selw Rate Control Select (GPIOPER), offset 0x518         148           Register 18:         GPIO Deripheral Identification 5 (GPIOPeriphID5), offset 0xFD0         150           Register 21:         GPIO Peripheral Identification 6 (GPIOPeriphID5), offset 0xFD2         153           Register 22:         GPIO Peripheral Identification 7 (GPIOPeriphID5), offset 0xFD2         153           Register 23:         GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4         155           Register 24:         GPIO Peripheral Identification 3 (GPIOPeriphID2), offset 0xFE4         155           Register 25:         GPIO Peripheral Identification 3 (GPIOPeriphID2), offset 0xFE4         156           Register 26:         GPIO PrimeCell Identification 3 (GPIOPeriphID3), offset 0xFE4         156           Register 27:	-		
Register 11:         GPIO 2-mA Drive Select (GPIODR2R), offset 0x500         142           Register 12:         GPIO 4-mA Drive Select (GPIODR4R), offset 0x504         143           Register 13:         GPIO 0pen Drain Select (GPIODR8), offset 0x508         144           Register 14:         GPIO Open Drain Select (GPIODR), offset 0x500         145           Register 15:         GPIO Pull-Up Select (GPIOPUR), offset 0x514         147           Register 16:         GPIO Digital Enable (GPIODEN), offset 0x514         147           Register 19:         GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0x510         148           Register 19:         GPIO Peripheral Identification 5 (GPIOPeriphID4), offset 0xFD0         150           Register 21:         GPIO Peripheral Identification 6 (GPIOPeriphID5), offset 0xFD6         153           Register 22:         GPIO Peripheral Identification 0 (GPIOPeriphID7), offset 0xFE0         153           Register 23:         GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE0         154           Register 24:         GPIO Peripheral Identification 0 (GPIOPeriphID3), offset 0xFE0         155           Register 25:         GPIO Peripheral Identification 1 (GPIOPeriphID3), offset 0xFE0         156           Register 30:         GPIO PrimeCeII Identification 1 (GPIOPeripID13), offset 0xFE0         156           Register 31:	-	,	
Register 12:       GPIO 4-mA Drive Select (GPIODR4R), offset 0x504       143         Register 13:       GPIO 8-mA Drive Select (GPIODR8R), offset 0x508       144         Register 15:       GPIO Pull-Up Select (GPIODR8R), offset 0x506       145         Register 15:       GPIO Pull-Down Select (GPIOPUR), offset 0x510       146         Register 16:       GPIO Pull-Down Select (GPIOPDR), offset 0x514       147         Register 17:       GPIO Digital Enable (GPIODEN), offset 0x516       148         Register 20:       GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD4       151         Register 21:       GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4       151         Register 22:       GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFD4       153         Register 23:       GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4       155         Register 24:       GPIO Peripheral Identification 3 (GPIOPeriphID2), offset 0xFE4       155         Register 25:       GPIO Peripheral Identification 3 (GPIOPeriphID2), offset 0xFE4       156         Register 23:       GPIO PrimeCell Identification 3 (GPIOPCellID1), offset 0xFE4       156         Register 23:       GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFE4       159         Register 23:       GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFF6	Register 10:	$\mathcal{A}$	
Register 13:       GPIO 8-mA Drive Select (GPIODR8R), offset 0x508       144         Register 14:       GPIO Open Drain Select (GPIOODR), offset 0x500       145         Register 16:       GPIO Pull-Up Select (GPIOPUR), offset 0x510       144         Register 16:       GPIO Pull-Up Select (GPIOPUR), offset 0x510       144         Register 18:       GPIO Diale Enable (GPIODEN), offset 0x516       144         Register 19:       GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0x516       144         Register 19:       GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD0       150         Register 20:       GPIO Peripheral Identification 5 (GPIOPeriphID6), offset 0xFD4       151         Register 21:       GPIO Peripheral Identification 0 (GPIOPeriphID7), offset 0xFD6       153         Register 23:       GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE8       155         Register 23:       GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE6       156         Register 25:       GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFE6       157         Register 26:       GPIO PrimeCell Identification 1 (GPIOPCellID2), offset 0xFE6       158         Register 30:       GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFE6       156         Register 30:       GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFE6	Register 11:	, ,	
Register 14:       GPIO Open Drain Select (GPIOODR), offset 0x500       145         Register 15:       GPIO Pull-Up Select (GPIOPDR), offset 0x511       146         Register 13:       GPIO Digital Enable (GPIODEN), offset 0x512       147         Register 13:       GPIO Digital Enable (GPIODEN), offset 0x512       149         Register 13:       GPIO Peripheral Identification 5 (GPIOPeriphID4), offset 0xFD4       151         Register 20:       GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4       151         Register 23:       GPIO Peripheral Identification 6 (GPIOPeriphID7), offset 0xFDC       153         Register 23:       GPIO Peripheral Identification 1 (GPIOPeriphID7), offset 0xFE0       154         Register 24:       GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE0       155         Register 25:       GPIO Peripheral Identification 3 (GPIOPeriphID2), offset 0xFE0       157         Register 26:       GPIO PrimeCell Identification 3 (GPIOPeriphID2), offset 0xFE0       158         Register 27:       GPIO PrimeCell Identification 3 (GPIOPerilD1), offset 0xFE4       159         Register 28:       GPIO PrimeCell Identification 3 (GPIOPerilD2), offset 0xFE4       160         Register 30:       GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFE4       161         General-Purpose Timers       162       Register 3:       <	Register 12:	GPIO 4-mA Drive Select (GPIODR4R), offset 0x504	. 143
Register 15:       GPIO Pull-Up Select (GPIOPUR), offset 0x510       146         Register 16:       GPIO Pull-Down Select (GPIOPDR), offset 0x514       147         Register 18:       GPIO Digital Enable (GPIODEN), offset 0x516       148         Register 19:       GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0       150         Register 20:       GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4       151         Register 21:       GPIO Peripheral Identification 7 (GPIOPeriphID5), offset 0xFD6       153         Register 22:       GPIO Peripheral Identification 0 (GPIOPeriphID1), offset 0xFD6       154         Register 23:       GPIO Peripheral Identification 0 (GPIOPeriphID1), offset 0xFE4       155         Register 24:       GPIO Peripheral Identification 1 (GPIOPeriphID2), offset 0xFE4       155         Register 25:       GPIO Peripheral Identification 1 (GPIOPeriphID3), offset 0xFE4       155         Register 28:       GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFE4       159         Register 29:       GPIO PrimeCell Identification 2 (GPIOPCellID1), offset 0xFE4       159         Register 20:       GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFE4       159         Register 30:       GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFE4       159         Register 1       GPTM TimerB Mode (GPTMTAMR), offset	-		
Register 16:       GPIO Pull-Down Select (GPIOPDR), offset 0x514       147         Register 17:       GPIO Slew Rate Control Select (GPIOSLR), offset 0x518       148         Register 19:       GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0       150         Register 19:       GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4       151         Register 21:       GPIO Peripheral Identification 7 (GPIOPeriphID5), offset 0xFD2       153         Register 22:       GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC       153         Register 23:       GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFE0       154         Register 24:       GPIO Peripheral Identification 1 (GPIOPeriphID2), offset 0xFE0       155         Register 25:       GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFE4       155         Register 26:       GPIO PrimeCell Identification 1 (GPIOPCeIIID1), offset 0xFE4       159         Register 27:       GPIO PrimeCell Identification 3 (GPIOPCeIIID1), offset 0xFF4       159         Register 28:       GPIO PrimeCell Identification 3 (GPIOPCeIIID2), offset 0xFF6       160         Register 30:       GPIO PrimeCell Identification 3 (GPIOPCeIIID3), offset 0xFF6       160         Register 31:       GPTM TimerA Mode (GPTMTAMR), offset 0x000       174         Register 3:       GPTM TimerA Mode (GPTMTAMR)	Register 14:	GPIO Open Drain Select (GPIOODR), offset 0x50C	. 145
Register 17:GPIO Slew Rate Control Select (GPIOSLR), offset 0x518148Register 18:GPIO Digital Enable (GPIODEN), offset 0x51C149Register 19:GPIO Peripheral Identification 4 (GPIOPeriphID5), offset 0xFD0150Register 20:GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD8152Register 21:GPIO Peripheral Identification 6 (GPIOPeriphID5), offset 0xFD6153Register 23:GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0154Register 24:GPIO Peripheral Identification 0 (GPIOPeriphID1), offset 0xFE4155Register 25:GPIO Peripheral Identification 3 (GPIOPeriphID2), offset 0xFE4156Register 26:GPIO Peripheral Identification 3 (GPIOPeriphID2), offset 0xFE4157Register 27:GPIO PrimeCell Identification 1 (GPIOPCellID0), offset 0xFF4159Register 28:GPIO PrimeCell Identification 2 (GPIOPCellID1), offset 0xFF4159Register 30:GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFF6161Register 31:GPTM Configuration (GPTMCFG), offset 0x000174Register 32:GPTM TimerA Mode (GPTIMTAMR), offset 0x004175Register 32:GPTM Control (GPTMCFG), offset 0x004177Register 33:GPTM Control (GPTMTAMR), offset 0x004177Register 4:GPTM Control (GPTMTAMR), offset 0x004176Register 5:GPTM TimerB Mode (GPTMTBMR), offset 0x01C184Register 6:GPTM TimerB Interval Load (GPTMTANS), offset 0x020185Register 7:GPTM TimerA Interval Load (GPTMTANCR), offset 0x0	Register 15:	GPIO Pull-Up Select (GPIOPUR), offset 0x510	. 146
Register 18:GPIO Digital Enable (GPIODEN), offset 0x51C149Register 19:GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0150Register 20:GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4151Register 21:GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD2153Register 22:GPIO Peripheral Identification 0 (GPIOPeriphID7), offset 0xFDC153Register 23:GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE0154Register 24:GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE4155Register 25:GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE0158Register 26:GPIO PrimeCell Identification 1 (GPIOPCellID0), offset 0xFF0158Register 27:GPIO PrimeCell Identification 1 (GPIOPCelIID2), offset 0xFF4159Register 28:GPIO PrimeCell Identification 3 (GPIOPCelIID2), offset 0xFF4159Register 30:GPIO PrimeCell Identification 3 (GPIOPCelIID2), offset 0xFF5161General-Purpose Timers162Register 3:GPTM Configuration (GPTMCFG), offset 0x000174Register 4:GPTM Configuration (GPTMTMR), offset 0x004175Register 5:GPTM TimerB Mode (GPTMTBMR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMMIS), offset 0x020186Register 7:GPTM Masked Interrupt Status (GPTMMIS), offset 0x020185Register 8:GPTM TimerA Match (GPTMTAHR), offset 0x020186Register 9:GPTM TimerA Interval Load (GPTMTALR), offset 0x02018	Register 16:		
Register 19:GPIO Peripheral Identification 4 (GPIOPeriphID5), offset 0xFD0150Register 20:GPIO Peripheral Identification 5 (GPIOPeriphID6), offset 0xFD4151Register 21:GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFD4152Register 22:GPIO Peripheral Identification 0 (GPIOPeriphID7), offset 0xFE4153Register 23:GPIO Peripheral Identification 1 (GPIOPeriphID7), offset 0xFE4155Register 24:GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4155Register 25:GPIO Peripheral Identification 3 (GPIOPeriphID2), offset 0xFE4156Register 26:GPIO PrimeCell Identification 0 (GPIOPCellID1), offset 0xFE4159Register 27:GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF5168Register 30:GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFF6161General-Purpose Timers162174174Register 3:GPTM Configuration (GPTMCFG), offset 0x000174Register 3:GPTM TimerA Mode (GPTMTAMR), offset 0x004175Register 3:GPTM TimerA Mode (GPTMTBMR), offset 0x004175Register 5:GPTM TimerA Mode (GPTMTBMR), offset 0x016182Register 7:GPTM TimerA Mode (GPTMTBMR), offset 0x018182Register 7:GPTM TimerA Mode (GPTMTBMR), offset 0x020185Register 8:GPTM TimerA Mode (GPTMTBMR), offset 0x020185Register 7:GPTM TimerA Mode (GPTMTBMR), offset 0x020185Register 7:GPTM TimerA Mode (GPTMTBMR), offset 0x024186Register 7	Register 17:	GPIO Slew Rate Control Select (GPIOSLR), offset 0x518	. 148
Register 20:       GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4       151         Register 21:       GPIO Peripheral Identification 6 (GPIOPeriphID7), offset 0xFD8       152         Register 22:       GPIO Peripheral Identification 0 (GPIOPeriphID7), offset 0xFD8       153         Register 23:       GPIO Peripheral Identification 0 (GPIOPeriphID1), offset 0xFE0       153         Register 23:       GPIO Peripheral Identification 1 (GPIOPeriphID2), offset 0xFE8       156         Register 25:       GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8       156         Register 26:       GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF6       158         Register 27:       GPIO PrimeCell Identification 0 (GPIOPCellID2), offset 0xFF6       158         Register 30:       GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFF6       160         Register 31:       GPTM Configuration (GPTMCFG), offset 0x000       174         Register 1:       GPTM Control (GPTMCTK), offset 0x000       174         Register 3:       GPTM TimerA Mode (GPTMTAMR), offset 0x016       182         Register 4:       GPTM TimerB Mode (GPTMTAMR), offset 0x016       184         Register 5:       GPTM TimerA Mode (GPTMTAMR), offset 0x020       175         Register 6:       GPTM TimerA Mode (GPTMTAMR), offset 0x020       185	Register 18:	GPIO Digital Enable (GPIODEN), offset 0x51C	. 149
Register 21:       GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8       152         Register 22:       GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC       153         Register 23:       GPIO Peripheral Identification 0 (GPIOPeriphID1), offset 0xFE0       154         Register 24:       GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4       155         Register 25:       GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE6       157         Register 26:       GPIO PrimeCell Identification 3 (GPIOPCellID0), offset 0xFE6       158         Register 28:       GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4       159         Register 30:       GPIO PrimeCell Identification 2 (GPIOPCellID1), offset 0xFF8       160         Register 31:       GPTM Configuration (GPTMCFG), offset 0x000       174         Register 2:       GPTM Configuration (GPTMCFG), offset 0x004       175         Register 3:       GPTM TimerA Mode (GPTMTAMR), offset 0x004       177         Register 6:       GPTM Control (GPTMCTL), offset 0x018       182         Register 7:       GPTM Raw Interrupt Status (GPTMINS), offset 0x020       184         Register 6:       GPTM Raw Interrupt Status (GPTMINS), offset 0x020       185         Register 7:       GPTM Masked Interrupt Status (GPTMAILR), offset 0x028       188	Register 19:	GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0	. 150
Register 22:       GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC       153         Register 23:       GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0       154         Register 24:       GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4       155         Register 25:       GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFE8       156         Register 26:       GPIO Peripheral Identification 3 (GPIOPCellID0), offset 0xFF6       157         Register 27:       GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4       159         Register 28:       GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF4       159         Register 30:       GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFF8       160         Register 30:       GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFF8       161         General-Purpose Timers       162       Register 2:       GPTM Configuration (GPTMCFG), offset 0x000       174         Register 2:       GPTM TimerA Mode (GPTMTAMR), offset 0x004       175       Register 3:       GPTM TimerA Mode (GPTMTAMR), offset 0x018       182         Register 3:       GPTM Interrupt Mask (GPTMIMR), offset 0x016       184       182         Register 4:       GPTM Interrupt Status (GPTMINS), offset 0x020       185         Register 5:       GPTM TimerA Match (GPTMTANR	Register 20:	GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4	. 151
Register 23:GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0154Register 24:GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4155Register 25:GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8156Register 26:GPIO Peripheral Identification 0 (GPIOPCeIIID0), offset 0xFE7157Register 27:GPIO PrimeCell Identification 1 (GPIOPCeIIID1), offset 0xFF0158Register 28:GPIO PrimeCell Identification 1 (GPIOPCeIIID2), offset 0xFF8160Register 29:GPIO PrimeCell Identification 3 (GPIOPCeIIID2), offset 0xFF8160Register 30:GPIO PrimeCell Identification 3 (GPIOPCeIIID3), offset 0xFF6161General-Purpose Timers162Register 1:GPTM Configuration (GPTMCFG), offset 0x000174Register 2:GPTM TimerB Mode (GPTMTAMR), offset 0x004175Register 3:GPTM TimerB Mode (GPTMTAMR), offset 0x004175Register 4:GPTM Control (GPTMCTL), offset 0x016182Register 5:GPTM Interrupt Mask (GPTMINR), offset 0x016184Register 7:GPTM Maked Interrupt Status (GPTMRIS), offset 0x020185Register 8:GPTM Interrupt Clear (GPTMICR), offset 0x020185Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x020185Register 10:GPTM TimerA Interval Load (GPTMTAILR), offset 0x020189Register 11:GPTM TimerB Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerA Prescale (GPTMTAPR), offset 0x034191Register 13:GPTM TimerB Presca	Register 21:	GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8	. 152
Register 24:       GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4       155         Register 25:       GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8       156         Register 26:       GPIO PrimeCell Identification 3 (GPIOPCeIIID0), offset 0xFEC       157         Register 26:       GPIO PrimeCell Identification 0 (GPIOPCeIIID0), offset 0xFEC       158         Register 28:       GPIO PrimeCell Identification 1 (GPIOPCeIIID1), offset 0xFF4       159         Register 29:       GPIO PrimeCell Identification 1 (GPIOPCeIIID2), offset 0xFF4       160         Register 30:       GPIO PrimeCell Identification 3 (GPIOPCeIIID2), offset 0xFF4       161         General-Purpose Timers       162         Register 1:       GPTM Configuration (GPTMCFG), offset 0x000       174         Register 3:       GPTM TimerA Mode (GPTMTAMR), offset 0x004       175         Register 4:       GPTM Control (GPTMCTL), offset 0x008       177         Register 5:       GPTM Interrupt Mask (GPTMINR), offset 0x016       182         Register 7:       GPTM Raw Interrupt Status (GPTMIS), offset 0x020       185         Register 7:       GPTM Masked Interrupt Status (GPTMIS), offset 0x020       185         Register 8:       GPTM TimerA Interval Load (GPTMTALR), offset 0x020       185         Register 9:       GPTM TimerA Interval Load (GPTMTALR)	Register 22:	GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC	. 153
Register 25:GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8156Register 26:GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFFC157Register 27:GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF4159Register 28:GPIO PrimeCell Identification 2 (GPIOPCellID1), offset 0xFF4150Register 30:GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFFC161General-Purpose Timers162Register 2:GPTM Configuration (GPTMCFG), offset 0x000174Register 3:GPTM Configuration (GPTMTAMR), offset 0x004175Register 3:GPTM TimerA Mode (GPTMTAMR), offset 0x004175Register 4:GPTM Control (GPTMCTL), offset 0x002177Register 5:GPTM Interrupt Mask (GPTMINR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x020185Register 7:GPTM Masked Interrupt Status (GPTMMIS), offset 0x020185Register 9:GPTM TimerA Interval Load (GPTMTBILR), offset 0x028188Register 10:GPTM TimerA Interval Load (GPTMTBILR), offset 0x030190Register 11:GPTM TimerA Match (GPTMTBILR), offset 0x034191Register 12:GPTM TimerA Prescale (GPTMTAPR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x034191Register 14:GPTM TimerA Prescale Match (GPTMTBPNR), offset 0x044195Register 15:GPTM TimerA Prescale Match (GPTMTAPNR), offset 0x044194Register 16:GPTM TimerA Prescale Match (GPTMTAPNR), offset	Register 23:	GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0	. 154
Register 26:GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC157Register 27:GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0158Register 28:GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4159Register 29:GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF4160Register 30:GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFF6161General-Purpose Timers162Register 1:GPTM Configuration (GPTMCFG), offset 0x000174Register 2:GPTM TimerA Mode (GPTMTAMR), offset 0x004175Register 3:GPTM TimerB Mode (GPTMTBMR), offset 0x008177Register 4:GPTM Control (GPTMCTL), offset 0x008177Register 5:GPTM Interrupt Mask (GPTMIMR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x020185Register 7:GPTM Masked Interrupt Status (GPTMMIS), offset 0x020185Register 7:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x030190Register 11:GPTM TimerB Match (GPTMTAPR), offset 0x034191Register 12:GPTM TimerA Prescale (GPTMTAPR), offset 0x034191Register 13:GPTM TimerA Prescale Match (GPTMTAPR), offset 0x034191Register 14:GPTM TimerA Prescale Match (GPTMTAPR), offset 0x040194Register 15:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x044195Register 16:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0	Register 24:	GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4	. 155
Register 26:GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC157Register 27:GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0158Register 28:GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4159Register 29:GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF4160Register 30:GPIO PrimeCell Identification 3 (GPIOPCellID2), offset 0xFF6161General-Purpose Timers162Register 1:GPTM Configuration (GPTMCFG), offset 0x000174Register 2:GPTM TimerA Mode (GPTMTAMR), offset 0x004175Register 3:GPTM TimerB Mode (GPTMTBMR), offset 0x008177Register 4:GPTM Control (GPTMCTL), offset 0x008177Register 5:GPTM Interrupt Mask (GPTMIMR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x020185Register 7:GPTM Masked Interrupt Status (GPTMMIS), offset 0x020185Register 7:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x030190Register 11:GPTM TimerB Match (GPTMTAPR), offset 0x034191Register 12:GPTM TimerA Prescale (GPTMTAPR), offset 0x034191Register 13:GPTM TimerA Prescale Match (GPTMTAPR), offset 0x034191Register 14:GPTM TimerA Prescale Match (GPTMTAPR), offset 0x040194Register 15:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x044195Register 16:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0	Register 25:	GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8	. 156
Register 27:GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0158Register 28:GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4159Register 29:GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8160Register 30:GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC161General-Purpose Timers162Register 1:GPTM Configuration (GPTMCFG), offset 0x000174Register 2:GPTM TimerA Mode (GPTMTAMR), offset 0x004175Register 3:GPTM TimerB Mode (GPTMTBMR), offset 0x004177Register 4:GPTM Control (GPTMCTL), offset 0x000179Register 5:GPTM Interrupt Mask (GPTMINR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x020185Register 7:GPTM Interrupt Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 9:GPTM TimerA Interval Load (GPTMTBILR), offset 0x034190Register 11:GPTM TimerA Match (GPTMTBMATCHR), offset 0x034191Register 12:GPTM TimerA Prescale (GPTMTAPR), offset 0x034193Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x044193Register 14:GPTM TimerA Prescale (GPTMTBPR), offset 0x040194Register 15:GPTM TimerA Prescale (GPTMTAPR), offset 0x044195Register 15:GPTM TimerA Prescale (GPTMTAPR), offset 0x044195Register 15:GPTM TimerA Prescale Match (GPTMTBPMR), offset 0x044195Regist	Register 26:		
Register 28:GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4159Register 29:GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8160Register 30:GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC161General-Purpose Timers162Register 1:GPTM Configuration (GPTMCFG), offset 0x000174Register 2:GPTM TimerA Mode (GPTMTAMR), offset 0x004175Register 3:GPTM TimerB Mode (GPTMTBMR), offset 0x008177Register 4:GPTM Control (GPTMCTL), offset 0x000174Register 5:GPTM Interrupt Mask (GPTMINR), offset 0x018182Register 6:GPTM Nerrupt Status (GPTMRIS), offset 0x010184Register 7:GPTM Masked Interrupt Status (GPTMNIS), offset 0x020185Register 7:GPTM Interrupt Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x020185Register 10:GPTM TimerA Match (GPTMTAMATCHR), offset 0x020189Register 11:GPTM TimerA Prescale (GPTMTAPR), offset 0x030190Register 12:GPTM TimerB Prescale (GPTMTAPR), offset 0x034191Register 13:GPTM TimerB Prescale (GPTMTAPR), offset 0x040194Register 14:GPTM TimerB Prescale Match (GPTMTAPNR), offset 0x044195Register 15:GPTM TimerB Prescale Match (GPTMTAPNR), offset 0x044195Register 16:GPTM TimerB Prescale Match (GPTMTAPNR), offset 0x044196Register 17:GPTM TimerB (GPTMTAPN, offset 0x044196Register 18:G	-		
Register 29:GPIO PrimeCell Identification 2 (GPIOPCelIID2), offset 0xFF8160Register 30:GPIO PrimeCell Identification 3 (GPIOPCeIIID3), offset 0xFFC161General-Purpose Timers162Register 1:GPTM Configuration (GPTMCFG), offset 0x000174Register 2:GPTM TimerA Mode (GPTMTAMR), offset 0x004175Register 3:GPTM TimerB Mode (GPTMTBMR), offset 0x004175Register 4:GPTM Control (GPTMCTL), offset 0x006179Register 5:GPTM Interrupt Mask (GPTMINR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x020185Register 7:GPTM Masked Interrupt Status (GPTMINS), offset 0x020185Register 8:GPTM Interrupt Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x020185Register 10:GPTM TimerA Interval Load (GPTMTBIR), offset 0x020190Register 11:GPTM TimerA Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerB Prescale (GPTMTAPR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x040194Register 14:GPTM TimerA Prescale Match (GPTMTAPNR), offset 0x044195Register 15:GPTM TimerA Prescale Match (GPTMTAPNR), offset 0x044195Register 16:GPTM TimerA (GPTMTAR), offset 0x044195Register 17:GPTM TimerA (GPTMTAR), offset 0x044195Register 18:GPTM TimerA (GPTMTAR), offset 0x04C197Watchdog Timer198	-	, ,	
Register 30:GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC161General-Purpose Timers162Register 1:GPTM Configuration (GPTMCFG), offset 0x000174Register 2:GPTM TimerA Mode (GPTMTAMR), offset 0x004175Register 3:GPTM TimerB Mode (GPTMTBMR), offset 0x008177Register 4:GPTM Control (GPTMCTL), offset 0x00C179Register 5:GPTM Interrupt Mask (GPTMIMR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C184Register 7:GPTM Masked Interrupt Status (GPTMINS), offset 0x020185Register 9:GPTM TimerA Interval Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 10:GPTM TimerA Interval Load (GPTMTAILR), offset 0x020190Register 11:GPTM TimerA Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerA Prescale (GPTMTAPR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x040194Register 14:GPTM TimerB Prescale Match (GPTMTAPMR), offset 0x044195Register 15:GPTM TimerB Prescale Match (GPTMTAPMR), offset 0x044195Register 16:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x044195Register 15:GPTM TimerB Prescale Match (GPTMTAPMR), offset 0x044196Register 16:GPTM TimerB (GPTMTAR), offset 0x04C197Watchdog Timer198	-		
General-Purpose Timers162Register 1:GPTM Configuration (GPTMCFG), offset 0x000174Register 2:GPTM TimerA Mode (GPTMTAMR), offset 0x004175Register 3:GPTM TimerB Mode (GPTMTBMR), offset 0x008177Register 3:GPTM Control (GPTMCTL), offset 0x000179Register 4:GPTM Control (GPTMCTL), offset 0x000179Register 5:GPTM Interrupt Mask (GPTMIRR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x010184Register 7:GPTM Masked Interrupt Status (GPTMNIS), offset 0x020185Register 8:GPTM Interrupt Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 10:GPTM TimerB Interval Load (GPTMTBILR), offset 0x020189Register 11:GPTM TimerB Match (GPTMTBMATCHR), offset 0x030190Register 12:GPTM TimerB Match (GPTMTAPR), offset 0x034191Register 13:GPTM TimerB Prescale (GPTMTAPR), offset 0x036192Register 15:GPTM TimerA Prescale (GPTMTAPR), offset 0x040194Register 16:GPTM TimerA Prescale Match (GPTMTBPMR), offset 0x044195Register 17:GPTM TimerA Rescale Match (GPTMTBPMR), offset 0x044195Register 18:GPTM TimerB Rescale Match (GPTMTBPMR), offset 0x044195Register 18:GPTM TimerB Rescale Match (GPTMTBPMR), offset 0x044196Register 18:GPTM TimerB Rescale Match (GPTMTBPMR), offset 0x044196Register 18:GPTM TimerB Rescale Match (	-		
Register 1:GPTM Configuration (GPTMCFG), offset 0x000174Register 2:GPTM TimerA Mode (GPTMTAMR), offset 0x004175Register 3:GPTM TimerB Mode (GPTMTBMR), offset 0x008177Register 4:GPTM Control (GPTMCTL), offset 0x00C179Register 5:GPTM Interrupt Mask (GPTMINR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C184Register 7:GPTM Masked Interrupt Status (GPTMIS), offset 0x020185Register 8:GPTM Interrupt Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 10:GPTM TimerA Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerB Match (GPTMTBMATCHR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x034192Register 14:GPTM TimerA Prescale (GPTMTAPR), offset 0x034193Register 15:GPTM TimerA Prescale Match (GPTMTAPR), offset 0x040194Register 16:GPTM TimerA (GPTMTAR), offset 0x048195Register 17:GPTM TimerA (GPTMTAR), offset 0x048196Register 18:GPTM TimerB (GPTMTAR), offset 0x04C197Watchdog Timer198	General-Pu	rnose Timers	162
Register 2:GPTM TimerA Mode (GPTMTAMR), offset 0x004175Register 3:GPTM TimerB Mode (GPTMTBMR), offset 0x008177Register 4:GPTM Control (GPTMCTL), offset 0x00C179Register 5:GPTM Interrupt Mask (GPTMIMR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C184Register 7:GPTM Masked Interrupt Status (GPTMIS), offset 0x020185Register 8:GPTM Interrupt Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 10:GPTM TimerB Interval Load (GPTMTBILR), offset 0x020189Register 11:GPTM TimerB Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerA Prescale (GPTMTAPR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x034192Register 14:GPTM TimerA Prescale Match (GPTMTAPR), offset 0x040194Register 15:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x044195Register 16:GPTM TimerA (GPTMTAR), offset 0x048196Register 18:GPTM TimerB (GPTMTBR), offset 0x04C197Watchdog Timer198			
Register 3:GPTM TimerB Mode (GPTMTBMR), offset 0x008177Register 4:GPTM Control (GPTMCTL), offset 0x00C179Register 5:GPTM Interrupt Mask (GPTMIMR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C184Register 7:GPTM Masked Interrupt Status (GPTMMIS), offset 0x020185Register 8:GPTM Interrupt Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 10:GPTM TimerB Interval Load (GPTMTBILR), offset 0x020189Register 11:GPTM TimerA Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerA Prescale (GPTMTAPR), offset 0x034191Register 13:GPTM TimerB Prescale (GPTMTAPR), offset 0x032193Register 14:GPTM TimerA Prescale Match (GPTMTAPR), offset 0x040194Register 16:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x044195Register 17:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 18:GPTM TimerB (GPTMTAR), offset 0x04C197Watchdog Timer198	-		
Register 4:GPTM Control (GPTMCTL), offset 0x00C179Register 5:GPTM Interrupt Mask (GPTMIMR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C184Register 7:GPTM Masked Interrupt Status (GPTMMIS), offset 0x020185Register 8:GPTM Interrupt Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 10:GPTM TimerB Interval Load (GPTMTBILR), offset 0x020189Register 11:GPTM TimerB Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerB Match (GPTMTAMATCHR), offset 0x034191Register 13:GPTM TimerB Prescale (GPTMTAPR), offset 0x038192Register 14:GPTM TimerB Prescale (GPTMTAPR), offset 0x040194Register 15:GPTM TimerB Prescale Match (GPTMTBMR), offset 0x044195Register 16:GPTM TimerB Prescale Match (GPTMTBPRR), offset 0x044195Register 17:GPTM TimerB Prescale Match (GPTMTBPRR), offset 0x044195Register 18:GPTM TimerB (GPTMTAR), offset 0x042197Watchdog Timer198	-		
Register 5:GPTM Interrupt Mask (GPTMIMR), offset 0x018182Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C184Register 7:GPTM Masked Interrupt Status (GPTMMIS), offset 0x020185Register 8:GPTM Interrupt Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 10:GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C189Register 11:GPTM TimerA Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerB Match (GPTMTBMATCHR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x038192Register 14:GPTM TimerA Prescale (GPTMTAPR), offset 0x030193Register 15:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040194Register 16:GPTM TimerA Prescale Match (GPTMTBPMR), offset 0x044195Register 17:GPTM TimerA (GPTMTAR), offset 0x048196Register 18:GPTM TimerB (GPTMTBR), offset 0x044195Register 18:GPTM TimerB (GPTMTBR), offset 0x042197Watchdog Timer198	•		
Register 6:GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C184Register 7:GPTM Masked Interrupt Status (GPTMIS), offset 0x020185Register 8:GPTM Interrupt Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 10:GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C189Register 11:GPTM TimerA Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerB Match (GPTMTBMATCHR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x038192Register 14:GPTM TimerB Prescale (GPTMTBPR), offset 0x030193Register 15:GPTM TimerA Prescale Match (GPTMTBPR), offset 0x040194Register 16:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 17:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 18:GPTM TimerB (GPTMTAR), offset 0x04C197Watchdog Timer198	-		
Register 7:GPTM Masked Interrupt Status (GPTMMIS), offset 0x020185Register 8:GPTM Interrupt Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 10:GPTM TimerB Interval Load (GPTMTBILR), offset 0x020189Register 11:GPTM TimerA Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerB Match (GPTMTBMATCHR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x038192Register 14:GPTM TimerB Prescale (GPTMTBPR), offset 0x03C193Register 15:GPTM TimerA Prescale Match (GPTMTAPR), offset 0x040194Register 16:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 17:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 18:GPTM TimerA (GPTMTAR), offset 0x04C197Watchdog Timer198	-		
Register 8:GPTM Interrupt Clear (GPTMICR), offset 0x024186Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 10:GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C189Register 11:GPTM TimerA Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerB Match (GPTMTBMATCHR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x038192Register 14:GPTM TimerB Prescale (GPTMTAPR), offset 0x03C193Register 15:GPTM TimerA Prescale Match (GPTMTAPR), offset 0x040194Register 16:GPTM TimerB Prescale Match (GPTMTBPR), offset 0x044195Register 17:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 18:GPTM TimerA (GPTMTAR), offset 0x048196Register 18:GPTM TimerB (GPTMTBR), offset 0x04C197Watchdog Timer198	U		
Register 9:GPTM TimerA Interval Load (GPTMTAILR), offset 0x028188Register 10:GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C189Register 11:GPTM TimerA Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerB Match (GPTMTBMATCHR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x038192Register 14:GPTM TimerB Prescale (GPTMTBPR), offset 0x03C193Register 15:GPTM TimerA Prescale Match (GPTMTAPR), offset 0x040194Register 16:GPTM TimerB Prescale Match (GPTMTBPR), offset 0x044195Register 17:GPTM TimerB (GPTMTAR), offset 0x048196Register 18:GPTM TimerB (GPTMTBR), offset 0x04C197Watchdog Timer198	-		
Register 10:GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C189Register 11:GPTM TimerA Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerB Match (GPTMTBMATCHR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x038192Register 14:GPTM TimerB Prescale (GPTMTBPR), offset 0x03C193Register 15:GPTM TimerA Prescale Match (GPTMTAPR), offset 0x040194Register 16:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 17:GPTM TimerA (GPTMTAR), offset 0x048196Register 18:GPTM TimerB (GPTMTBR), offset 0x04C197Watchdog Timer198	-		
Register 11:GPTM TimerA Match (GPTMTAMATCHR), offset 0x030190Register 12:GPTM TimerB Match (GPTMTBMATCHR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x038192Register 14:GPTM TimerB Prescale (GPTMTBPR), offset 0x03C193Register 15:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040194Register 16:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 17:GPTM TimerA (GPTMTAR), offset 0x048196Register 18:GPTM TimerB (GPTMTBR), offset 0x04C197Watchdog Timer198	•		
Register 12:GPTM TimerB Match (GPTMTBMATCHR), offset 0x034191Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x038192Register 14:GPTM TimerB Prescale (GPTMTBPR), offset 0x03C193Register 15:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040194Register 16:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 17:GPTM TimerA (GPTMTAR), offset 0x048196Register 18:GPTM TimerB (GPTMTBR), offset 0x04C197Watchdog Timer198	-		
Register 13:GPTM TimerA Prescale (GPTMTAPR), offset 0x038192Register 14:GPTM TimerB Prescale (GPTMTBPR), offset 0x03C193Register 15:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040194Register 16:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 17:GPTM TimerA (GPTMTAR), offset 0x048196Register 18:GPTM TimerB (GPTMTBR), offset 0x04C197Watchdog Timer198	•		
Register 14:GPTM TimerB Prescale (GPTMTBPR), offset 0x03C193Register 15:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040194Register 16:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 17:GPTM TimerA (GPTMTAR), offset 0x048196Register 18:GPTM TimerB (GPTMTBR), offset 0x04C197Watchdog Timer198	-		
Register 15:GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040194Register 16:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 17:GPTM TimerA (GPTMTAR), offset 0x048196Register 18:GPTM TimerB (GPTMTBR), offset 0x04C197Watchdog Timer198	•		
Register 16:GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044195Register 17:GPTM TimerA (GPTMTAR), offset 0x048196Register 18:GPTM TimerB (GPTMTBR), offset 0x04C197Watchdog Timer198	•		
Register 17:       GPTM TimerA (GPTMTAR), offset 0x048       196         Register 18:       GPTM TimerB (GPTMTBR), offset 0x04C       197         Watchdog Timer       198	-		
Register 18:    GPTM TimerB (GPTMTBR), offset 0x04C    197      Watchdog Timer    198	-	, ,	
Watchdog Timer	-		
Watchdog Timer       198         Register 1:       Watchdog Load (WDTLOAD), offset 0x000       201	•		
Register 1:    Watchdog Load (WDTLOAD), offset 0x000    201		imer	. 198
	Register 1:	Watchdog Load (WDTLOAD), offset 0x000	. 201

Register 2:	Watchdog Value (WDTVALUE), offset 0x004	202
Register 3:	Watchdog Control (WDTCTL), offset 0x008	203
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	204
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	205
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	206
Register 7:	Watchdog Test (WDTTEST), offset 0x418	207
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	208
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	209
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	. 210
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	. 211
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	212
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	213
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	214
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	. 216
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	. 217
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	218
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	219
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC	220
Analog-to-D	igital Converter (ADC)	221
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000	
Register 2:	ADC Raw Interrupt Status (ADCRIS), offset 0x004	. 229
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x008	230
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x00C	231
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x010	232
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	233
Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	236
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	237
Register 9:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	238
Register 10:	ADC Sample Averaging Control (ADCSAC), offset 0x030	239
Register 11:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	
Register 12:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	
Register 13:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	
Register 14:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	
Register 15:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	
Register 16:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	
Register 17:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	
Register 18:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C	
Register 19:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C	
Register 20:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	
Register 21:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060	
Register 22:	ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080	
Register 23:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	
Register 24:	ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084	
Register 25:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0	
Register 26:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4	
Register 27:	ADC Test Mode Loopback (ADCTMLB), offset 0x100	. 252

#### 查询"LM3S608"供应商 UART Data (UARTDR), offset 0x000 ...... 261 Register 1: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004 ...... 263 Register 2: Register 3: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 ...... 267 Register 4: Register 5: Register 6: Register 7: UART Control (UARTCTL), offset 0x030 ...... 271 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 ...... 272 Register 8: Register 9: UART Raw Interrupt Status (UARTRIS), offset 0x03C ...... 276 Register 10: Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040 ...... 277 Register 12: Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 ...... 280 UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 ...... 281 Register 14: Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 ...... 282 Register 16: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0 ...... 284 Register 17: Register 18: Register 19: Register 20: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0 ...... 288 Register 21: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4 ...... 289 Register 22: Register 23: Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC ...... 291 Synchronous Serial Interface (SSI) ...... 292 Register 1: Register 2: Register 3: Register 4: Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8 ...... 319 Register 12: Register 13: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21:

Inter-Integ	rated Circuit (I <sup>2</sup> C) Interface	329
Register 1:	I <sup>2</sup> C Master Slave Address (I2CMSA), offset 0x000	343
Register 2:	I <sup>2</sup> C Master Control/Status (I2CMCS), offset 0x004	344
Register 3:	I <sup>2</sup> C Master Data (I2CMDR), offset 0x008	348
Register 4:	I <sup>2</sup> C Master Timer Period (I2CMTPR), offset 0x00C	349
Register 5:	I <sup>2</sup> C Master Interrupt Mask (I2CMIMR), offset 0x010	350
Register 6:	I <sup>2</sup> C Master Raw Interrupt Status (I2CMRIS), offset 0x014	351
Register 7:	I <sup>2</sup> C Master Masked Interrupt Status (I2CMMIS), offset 0x018	352
Register 8:	I <sup>2</sup> C Master Interrupt Clear (I2CMICR), offset 0x01C	353
Register 9:	I <sup>2</sup> C Master Configuration (I2CMCR), offset 0x020	354
Register 10	: I <sup>2</sup> C Slave Own Address (I2CSOAR), offset 0x000	356
Register 11	I <sup>2</sup> C Slave Control/Status (I2CSCSR), offset 0x004	357
Register 12	: I <sup>2</sup> C Slave Data (I2CSDR), offset 0x008	359
Register 13	: I <sup>2</sup> C Slave Interrupt Mask (I2CSIMR), offset 0x00C	360
Register 14	: I <sup>2</sup> C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	361
Register 15	: I <sup>2</sup> C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	362
Register 16	: I <sup>2</sup> C Slave Interrupt Clear (I2CSICR), offset 0x018	363
Analog C	omparator	364
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04	369
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x08	370
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x20	372
Register 6:	Analog Comparator Control 0 (ACCTL0), offset 0x24	373

## 查询"LM3S608"供应商 About This Document

This data sheet provides reference information for the LM3S608 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex<sup>™</sup>-M3 core.

#### Audience

This manual is intended for system software developers, hardware designers, and application developers.

### **About This Manual**

This document is organized into sections that correspond to each major feature.

#### **Related Documents**

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

■ IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

#### **Documentation Conventions**

This document uses the conventions shown in Table 1 on page 17.

#### **Table 1. Documentation Conventions**

Notation	Meaning
General Register Nota	tion
REGISTER	APB registers are indicated in uppercase bold. For example, <b>PBORCTL</b> is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, <b>SRCRn</b> represents any (or all) of the three Software Reset Control registers: <b>SRCR0, SRCR1</b> , and <b>SRCR2</b> .
bit	A single bit in a register.
bit field	Two or more consecutive and related bits.
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 36.
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.

Notation	Meaning					
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.					
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.					
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.					
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.					
RO	Software can read this field. Always write the chip reset value.					
R/W	Software can read or write this field.					
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.					
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.					
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.					
	This register is typically used to clear the corresponding bit in an interrupt register.					
WO	Only a write by software is valid; a read of the register returns no meaningful data.					
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.					
0	Bit cleared to 0 on chip reset.					
1	Bit set to 1 on chip reset.					
-	Nondeterministic.					
Pin/Signal Notation						
[]	Pin alternate function; a pin defaults to the signal without the brackets.					
pin	Refers to the physical connection on the package.					
signal	Refers to the electrical signal encoding of a pin.					
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).					
deassert a signal	Change the value of the signal from the logically True state to the logically False state.					
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.					
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.					
Numbers	- ·					
Х	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.					
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.					
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.					

## 查询"LM3S608"供应商 **1** Architectural Overview

The Luminary Micro Stellaris<sup>®</sup> family of microcontrollers—the first ARM® Cortex<sup>™</sup>-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The LM3S608 microcontroller is targeted for industrial applications, including test and measurement equipment, factory automation, HVAC and building control, motion control, medical instrumentation, fire and security, and power/energy.

In addition, the LM3S608 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S608 microcontroller is code-compatible to all members of the extensive Stellaris<sup>®</sup> family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network.

### 1.1 **Product Features**

The LM3S608 microcontroller includes the following product features:

- 32-Bit RISC Performance
  - 32-bit ARM® Cortex<sup>™</sup>-M3 v7M architecture optimized for small-footprint embedded applications
  - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
  - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
  - 50-MHz operation
  - Hardware-division and single-cycle-multiplication
  - Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
  - 23 interrupts with eight priority levels
  - Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
  - Unaligned data access, enabling data to be efficiently packed into memory
  - Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory

- 32 KB single-cycle flash
  - User-managed flash block protection on a 2-KB block basis
  - User-managed flash data programming
  - User-defined and managed flash-protection block
- 8 KB single-cycle SRAM
- General-Purpose Timers
  - Three General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timer/counters. Each GPTM can be configured to operate independently as timers or event counters: as a single 32-bit timer, as one 32-bit Real-Time Clock (RTC) to event capture, for Pulse Width Modulation (PWM), or to trigger analog-to-digital conversions
  - 32-bit Timer modes
    - Programmable one-shot timer
    - Programmable periodic timer
    - Real-Time Clock when using an external 32.768-KHz clock as the input
    - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
    - ADC event trigger
  - 16-bit Timer modes
    - · General-purpose timer function with an 8-bit prescaler
    - Programmable one-shot timer
    - Programmable periodic timer
    - User-enabled stalling when the controller asserts CPU Halt flag during debug
    - ADC event trigger
  - 16-bit Input Capture modes
    - Input edge count capture
    - Input edge time capture
  - 16-bit PWM mode
    - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
  - 32-bit down counter with a programmable load register
  - Separate watchdog clock with an enable

- Programmable interrupt generation logic with interrupt masking
- Lock register protection from runaway software
- Reset generation logic with an enable/disable
- User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Synchronous Serial Interface (SSI)
  - Master or slave operation
  - Programmable clock bit rate and prescale
  - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
  - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
  - Programmable data frame size from 4 to 16 bits
  - Internal loopback test mode for diagnostic/debug testing
- UART
  - Two fully programmable 16C550-type UARTs
  - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
  - Programmable baud-rate generator with fractional divider
  - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
  - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
  - Standard asynchronous communication bits for start, stop, and parity
  - False-start-bit detection
  - Line-break generation and detection
- ADC
  - Single- and differential-input configurations
  - Eight 10-bit channels (inputs) when used as single-ended inputs
  - Sample rate of 500 thousand samples/second
  - Flexible, configurable analog-to-digital conversion
  - Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
  - Each sequence triggered by software or internal event (timers, analog comparators, or GPIO)

- On-chip temperature sensor

- Analog Comparators
  - One integrated analog comparator
  - Configurable for output to: drive an output pin, generate an interrupt, or initiate an ADC sample sequence
  - Compare external pin input to external pin input or to internal programmable voltage reference
- I<sup>2</sup>C
  - Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
  - Interrupt generation
  - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- GPIOs
  - 5-28 GPIOs, depending on configuration
  - 5-V-tolerant input/outputs
  - Programmable interrupt generation as either edge-triggered or level-sensitive
  - Bit masking in both read and write operations through address lines
  - Can initiate an ADC sample sequence
  - Programmable control for GPIO pad configuration:
    - Weak pull-up or pull-down resistors
    - 2-mA, 4-mA, and 8-mA pad drive
    - Slew rate control for the 8-mA drive
    - Open drain enables
    - Digital input enables
- Power
  - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
  - Low-power options on controller: Sleep and Deep-sleep modes
  - Low-power options for peripherals: software controls shutdown of individual peripherals
  - User-enabled LDO unregulated voltage detection and automatic reset
  - 3.3-V supply brown-out detection and reporting via interrupt or reset


- Flexible Reset Sources
  - Power-on reset (POR)
  - Reset pin assertion
  - Brown-out (BOR) detector alerts to system power drops
  - Software reset
  - Watchdog timer reset
  - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
  - Six reset sources
  - Programmable clock source control
  - Clock gating to individual peripherals for power savings
  - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
  - Debug access via JTAG and Serial Wire interfaces
  - Full JTAG boundary scan
- Industrial-range 48-pin RoHS-compliant LQFP package

### **1.2 Target Applications**

- Factory automation and control
- Industrial control power devices
- Building and home automation
- Stepper motors
- Brushless DC motors
- AC induction motors

### 1.3 High-Level Block Diagram

Figure 1-1 on page 24 represents the full set of features in the Stellaris<sup>®</sup> 600 series of devices; not all features may be available on the LM3S608 microcontroller.





## 1.4 Functional Overview

The following sections provide an overview of the features of the LM3S608 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 415.

#### 1.4.1 ARM Cortex<sup>™</sup>-M3

#### 1.4.1.1 **Processor Core (see page 30)**

All members of the Stellaris<sup>®</sup> product family, including the LM3S608 microcontroller, are designed around an ARM Cortex<sup>™</sup>-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 30 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

#### 1.4.1.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

#### 1.4.1.3 Nested Vectored Interrupt Controller (NVIC)

The LM3S608 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 23 interrupts.

"Interrupts" on page 38 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

#### 1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S608 controller features Pulse Width Modulation (PWM) outputs.

#### 1.4.2.1 **PWM** (see page 168)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S608, PWM motion control functionality can be achieved through the motion control features of the general-purpose timers (using the CCP pins).

#### CCP Pins (see page 168)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

#### 1.4.3 Analog Peripherals

To handle analog signals, the LM3S608 microcontroller offers an Analog-to-Digital Converter (ADC).

For support of analog signals, the LM3S608 microcontroller offers one analog comparator.

#### 1.4.3.1 ADC (see page 221)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The LM3S608 ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. Four buffered sample sequences allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

#### 1.4.3.2 Analog Comparators (see page 364)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

#### 1.4.4 Serial Communications Peripherals

The LM3S608 controller supports both asynchronous and synchronous serial communications with:

- Two fully programmable 16C550-type UARTs
- One SSI module
- One I<sup>2</sup>C module

#### 1.4.4.1 UART (see page 254)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S608 controller includes two fully programmable 16C550-type UARTs that support data transfer speeds up to 460.8 Kbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.)

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

#### 1.4.4.2 SSI (see page 292)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S608 controller includes one SSI module that provides the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

The SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

The SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

The SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

#### 1.4.4.3 I<sup>2</sup>C (see page 329)

The Inter-Integrated Circuit (I<sup>2</sup>C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I<sup>2</sup>C bus interfaces to external I<sup>2</sup>C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I<sup>2</sup>C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S608 controller includes one  $I^2C$  module that provides the ability to communicate to other IC devices over an  $I^2C$  bus. The  $I^2C$  bus supports devices that can both transmit and receive (write and read) data.

Devices on the  $I^2C$  bus can be designated as either a master or a slave. The  $I^2C$  module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four  $I^2C$  modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris<sup>®</sup> I<sup>2</sup>C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the  $I^2C$  master and slave can generate interrupts. The  $I^2C$  master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The  $I^2C$  slave generates interrupts when data has been sent or requested by a master.

#### 1.4.5 System Peripherals

### 1.4.5.1 Programmable GPIOs (see page 124)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris<sup>®</sup> GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 5-28 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 376 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

#### 1.4.5.2 Three Programmable Timers (see page 162)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains three GPTM blocks. Each GPTM block provides two 16-bit timer/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

When configured in 32-bit mode, a timer can run as a one-shot timer, periodic timer, or Real-Time Clock (RTC). When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

#### 1.4.5.3 Watchdog Timer (see page 198)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris<sup>®</sup> Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

#### 1.4.6 Memory Peripherals

The LM3S608 controller offers both single-cycle SRAM and single-cycle Flash memory.

#### 1.4.6.1 SRAM (see page 108)

The LM3S608 static random access memory (SRAM) controller supports 8 KB SRAM. The internal SRAM of the Stellaris<sup>®</sup> devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

#### 1.4.6.2 Flash (see page 109)

The LM3S608 Flash controller supports 32 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only

be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

#### 1.4.7 Additional Features

#### 1.4.7.1 Memory Map (see page 36)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S608 controller can be found in "Memory Map" on page 36. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*™-*M*3 *Technical Reference Manual* provides further information on the memory map.

#### 1.4.7.2 JTAG TAP Controller (see page 40)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

#### 1.4.7.3 System Control and Clocks (see page 50)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

#### 1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 375
- "Signal Tables" on page 376
- "Operating Characteristics" on page 383
- "Electrical Characteristics" on page 384
- "Package Information" on page 395

## 查询"LM3S608"供应商 **2** ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7<sup>™</sup> processor family for better performance and power efficiency.
- Full-featured debug solution with a:
  - Serial Wire JTAG Debug Port (SWJ-DP)
  - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
  - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
  - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
  - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

The Stellaris<sup>®</sup> family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

### 2.1 Block Diagram





### 2.2 Functional Description

Important: The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris<sup>®</sup> implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 31. As noted in the *ARM*® *Cortex*<sup>™</sup>-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

#### 2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight<sup>™</sup>-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex<sup>™</sup>-M3 Technical Reference Manual* does not apply to Stellaris<sup>®</sup> devices.


The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

#### 2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris<sup>®</sup> devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* can be ignored.

#### 2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris<sup>®</sup> devices have implemented TPIU as shown in Figure 2-2 on page 32. This is similar to the non-ETM version described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.



#### Figure 2-2. TPIU Block Diagram

#### 2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*.

#### 2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S608 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

#### 2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

All NVIC registers and system debug registers are little endian regardless of the endianness state of the processor.

#### 2.2.6.1 Interrupts

The ARM® Cortex<sup>™</sup>-M3 Technical Reference Manual describes the maximum number of interrupts and interrupt priorities. The LM3S608 microcontroller supports 23 interrupts with eight priority levels.

#### 2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

#### Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris<sup>®</sup> devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

#### SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

<b>Bit/Field</b>	Name	Туре	Reset	Description	
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
16	COUNTFLAG	R/W	0	Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.	
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
2	CLKSOURCE	R/W	0	0 = external reference clock. (Not implemented for Stellaris microcontrollers.)	
				1 = core clock.	
				If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock. If it is not, the count values are unpredictable.	
1	TICKINT	R/W	0	1 = counting down to 0 pends the SysTick handler.	
				0 = counting down to 0 does not pend the SysTick handler. Software can use the COUNTFLAG to determine if ever counted to 0.	
0	ENABLE	R/W	0	1 = counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG t 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting.	
				0 = counter disabled.	

#### SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

<b>Bit/Field</b>	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
23:0	RELOAD	W1C	-	Value to load into the SysTick Current Value Register when the counter reaches 0.

#### SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

<b>Bit/Field</b>	Name	Туре	Reset	Description	
31:24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
23:0	CURRENT	W1C		Current value at the time the register is accessed. No read-modify-write protection provided, so change with care. This register is write-clear. Writing to it with any value clears the register to 0. Clea	
				this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.	

#### SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

## <u>查询"LM3S608"供应商</u> 3 Memory Map

The memory map for the LM3S608 controller is provided in Table 3-1 on page 36.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*™*-M3 Technical Reference Manual*.

Important: In Table 3-1 on page 36, addresses not listed are reserved.

Table 3-1. Memory Map<sup>a</sup>

Start	End	Description	For details on registers, see page
Memory			
0x0000.0000	0x0000.7FFF	On-chip flash <sup>b</sup>	113
0x2000.0000	0x2000.1FFF	Bit-banded on-chip SRAM <sup>c</sup>	113
0x2010.0000	0x200F.FFFF	Reserved	-
0x2200.0000	0x22003.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	108
0x2204.0000	0x23FF.FFFF	Reserved	-
FiRM Peripherals			
0x4000.0000	0x4000.0FFF	Watchdog timer	200
0x4000.4000	0x4000.4FFF	GPIO Port A	130
0x4000.5000	0x4000.5FFF	GPIO Port B	130
0x4000.6000	0x4000.6FFF	GPIO Port C	130
0x4000.7000	0x4000.7FFF	GPIO Port D	130
0x4000.8000	0x4000.8FFF	SSI0	303
0x4000.C000	0x4000.CFFF	UART0	260
0x4000.D000	0x4000.DFFF	UART1	260
Peripherals			
0x4002.0000	0x4002.07FF	I2C Master 0	342
0x4002.0800	0x4002.0FFF	I2C Slave 0	355
0x4002.4000	0x4002.7FFF	GPIO Port E	130
0x4003.0000	0x4003.0FFF	Timer0	173
0x4003.1000	0x4003.1FFF	Timer1	173
0x4003.2000	0x4003.2FFF	Timer2	173
0x4003.8000	0x4003.8FFF	ADC	227
0x4003.C000	0x4003.CFFF	Analog Comparators	364
0x400F.D000	0x400F.DFFF	Flash control	113
0x400F.E000	0x400F.FFFF	System control	58
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
Private Peripheral B	us		·

Start	End	Description	For details on registers, see page
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM®
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	Cortex™-M3 Technical
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	Reference
0xE000.3000	0xE000.DFFF	Reserved	Manual
0xE000.E000	0xE000.EFFF	Nested Vectored Interrupt Controller (NVIC)	
0xE000.F000	0xE003.FFFF	Reserved	
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	
0xE004.1000	0xE004.1FFF	Reserved	-
0xE004.2000	0xE00F.FFFF	Reserved	-
0xE010.0000	0xFFFF.FFFF	Reserved for vendor peripherals	-

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

# 查询"LM3S608"供应商 4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 38 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 23 interrupts (listed in Table 4-2 on page 39).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*<sup>TM</sup>-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

**Note:** In Table 4-2 on page 39 interrupts not listed are reserved.

Exception Type	Position	Priority <sup>a</sup>	Description
-	0	-	Stack top is loaded from first entry of vector table on reset.
Reset	1	-3 (highest)	Invoked on power up and warm reset. On first instruction, drops to lowest priority (and then is called the base level of activation). This is asynchronous.
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.
			An NMI is only producible by software, using the NVIC Interrupt Control State register.
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.
			The priority of this exception can be changed.
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.
			You can enable or disable this fault.
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.
-	7-10	-	Reserved.
SVCall	11	settable	System service call with SVC instruction. This is synchronous.

#### Table 4-1. Exception Types

Exception Type	Position	<b>Priority</b> <sup>a</sup>	Description
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 39 lists the interrupts on the LM3S608 controller.

a. 0 is the default priority for all the settable priorities.

### Table 4-2. Interrupts

Interrupt (Bit in Interrupt Registers)	Description
0	GPIO Port A
1	GPIO Port B
2	GPIO Port C
3	GPIO Port D
4	GPIO Port E
5	UART0
6	UART1
7	SSI0
8	12C0
14	ADC Sequence 0
15	ADC Sequence 1
16	ADC Sequence 2
17	ADC Sequence 3
18	Watchdog timer
19	Timer0 A
20	Timer0 B
21	Timer1 A
22	Timer1 B
23	Timer2 A
24	Timer2 B
25	Analog Comparator 0
28	System Control
29	Flash Control
30-31	Reserved

# 查询"LM3S608"供应商 5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.


The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
  - BYPASS instruction
  - IDCODE instruction
  - SAMPLE/PRELOAD instruction
  - EXTEST instruction
  - INTEST instruction
- ARM additional instructions:
  - APACC instruction
  - DPACC instruction
  - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.







# 5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 41. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 46 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 390 for JTAG timing diagrams.

### 5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 42. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

#### Table 5-1. JTAG Port Pins Reset State

# 5.2.1.1 Test Reset Input (TRST)

The  $\overline{\text{TRST}}$  pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When  $\overline{\text{TRST}}$  is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while  $\overline{\text{TRST}}$  is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the  $\overline{\text{TRST}}$  pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

### 5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

### 5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 44.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

#### 5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

#### 5.2.1.5 Test Data Output (TDO)


The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

#### 5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 44. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.

Figure 5-2. Test Access Port State Machine



### 5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 46.

# 5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

### 5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or  $\overline{RST}$ , the JTAG port pins default to their JTAG configurations. The default configuration includes enabling the pull-up resistors (setting **GPIOPUR** to 1 for PB7 and PC[3:0]) and enabling the alternate hardware function (setting **GPIOAFSEL** to 1 for PB7 and PC[3:0]) on the JTAG pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply  $\overline{\text{RST}}$  or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

#### 5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Capture IR, Exit1 IR, Update IR, Run Test Idle, Select DR, Select IR, Capture IR, Run Test Idle, Select DR, Select IR, and Test-Logic-Reset states.

Stepping through the JTAG TAP Instruction Register (IR) load sequences of the TAP state machine twice without shifting in a new instruction enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the *ARM*® *Cortex*<sup>™</sup>-*M3 Technical Reference Manual* and the *ARM*® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

# 5.3 Initialization and Configuration

After a Power-On-Reset or an external reset ( $\mathbb{RST}$ ), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ( $\mathbb{PB7}$  and  $\mathbb{PC}[3:0]$ ) for their alternate function using the **GPIOAFSEL** register.

# 5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

# 5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 46. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

#### Table 5-2. JTAG Instruction Register Commands

# 5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

### 5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

#### 5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 48 for more information.

#### 5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 49 for more information.

#### 5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 49 for more information.

#### 5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 49 for more information.

#### 5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 48 for more information.

#### 5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 48 for more information.

#### 5.4.2 Data Registers


The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

#### 5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 48. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x1BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.


#### Figure 5-3. IDCODE Register Format



### 5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 48. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

#### Figure 5-4. BYPASS Register Format




### 5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 49. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These

signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin,  $\overline{RST}$ , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

#### Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris<sup>®</sup> Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

#### 5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

#### 5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual*.

#### 5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*<sup>™</sup>-*M*3 *Technical Reference Manual.* 

# <u>查询"LM3S608"供应商</u> 6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

# 6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 50
- Local control, such as reset (see "Reset Control" on page 50), power (see "Power Control" on page 53) and clock control (see "Clock Control" on page 53)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 56

#### 6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

#### 6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

#### 6.1.2.1 Reset Sources

The controller has six sources of reset:

- **1.** External reset input pin  $(\overline{RST})$  assertion, see "RST Pin Assertion" on page 50.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 51.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 51.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 52.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 53.
- 6. Internal low drop-out (LDO) regulator output

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

**Note:** The main oscillator is used for external resets and power-on resets; the internal oscillator is used during the internal process by internal reset and clock verification circuitry.

### 6.1.2.2 RST Pin Assertion

The external reset pin ( $\mathbb{RST}$ ) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 40). The external reset sequence is as follows:

- **1.** The external reset pin  $(\overline{RST})$  is asserted and then de-asserted.
- 2. After RST is de-asserted, the main crystal oscillator is allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the core fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.


The external reset timing is shown in Figure 19-9 on page 392.

#### 6.1.2.3 Power-On Reset (POR)

The Power-On Reset (POR) circuitry detects a rise in power-supply voltage ( $V_{DD}$ ) and generates an on-chip reset pulse. To use the on-chip circuitry, the  $\overline{RST}$  input needs to be connected to the power supply ( $V_{DD}$ ) through a pull-up resistor (1K to 10K  $\Omega$ ).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The specified operating parameters include supply voltage, frequency, temperature, and so on. If the operating conditions are not met at the point of POR end, the Stellaris<sup>®</sup> controller does not operate correctly. In this case, the reset must be extended using external circuitry. The RST input may be used with the circuit as shown in Figure 6-1 on page 51.

#### Figure 6-1. External Circuitry to Extend Reset



The  $R_1$  and  $C_1$  components define the power-on delay. The  $R_2$  resistor mitigates any leakage from the  $\overline{RST}$  input. The diode (D<sub>1</sub>) discharges C<sub>1</sub> rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (RST) or internal POR to go inactive.
- 2. After the resets are inactive, the main crystal oscillator is allowed to settle and there is an internal main oscillator counter that takes from 15-30 ms to account for this. During this time, internal reset to the rest of the controller is held active.
- 3. The internal reset is released and the core fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 19-10 on page 393.

**Note:** The power-on reset also resets the JTAG controller. An external reset does not.

### 6.1.2.4 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply  $(V_{DD})$  drops below a brown-out threshold voltage  $(V_{BTH})$ . The circuit is provided to guard against improper operation of logic and peripherals that operate off the power supply voltage  $(V_{DD})$  and not the LDO voltage. If a brown-out condition is detected, the system may generate a controller interrupt or a system reset. The BOR circuit has a digital filter that protects against noise-related detection for the interrupt condition. This feature may be optionally enabled.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset sequence is as follows:

- 1. When  $V_{DD}$  drops below  $V_{BTH}$ , an internal BOR condition is set.
- 2. If the BORWT bit in the **PBORCTL** register is set and BORIOR is not set, the BOR condition is resampled again, after a delay specified by BORTIM, to determine if the original condition was caused by noise. If the BOR condition is not met the second time, then no further action is taken.
- 3. If the BOR condition exists, an internal reset is asserted.
- 4. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.
- 5. The internal BOR condition is reset after 500  $\mu$ s to prevent another BOR condition from being set before software has a chance to investigate the original cause.

The internal Brown-Out Reset timing is shown in Figure 19-11 on page 393.

#### 6.1.2.5 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 56). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- 3. The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 19-12 on page 393.

#### 6.1.2.6 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 19-13 on page 394.

#### 6.1.2.7 Low Drop-Out

A reset can be initiated when the internal low drop-out (LDO) regulator output goes unregulated. This is initially disabled and may be enabled by software. LDO is controlled with the **LDO Power Control (LDOPCTL)** register. The LDO reset sequence is as follows:

- 1. LDO goes unregulated and the LDOARST bit in the LDOARST register is set.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller fetches and loads the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The LDO reset timing is shown in Figure 19-14 on page 394.

#### 6.1.3 Power Control

The Stellaris<sup>®</sup> microcontroller provides an integrated LDO regulator that is used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V  $\pm$  10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

#### 6.1.4 Clock Control

System control determines the control of clocks in this part.

#### 6.1.4.1 Fundamental Clock Sources

There are two clock sources for use in the device:

Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%.


Applications that do not depend on accurate clock sources may use this clock source to reduce system cost.

Main Oscillator: The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in the XTAL bit in the RCC register (see page 68).

The internal system clock (sysclk), is derived from any of the two sources plus two others: the output of the internal PLL, and the internal oscillator divided by four ( $3 \text{ MHz} \pm 30\%$ ). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

Nearly all of the control for the clocks is provided by the **Run-Mode Clock Configuration (RCC)** register.

Figure 6-2 on page 54 shows the logic for the main clock tree. The peripheral blocks are driven by the system clock signal and can be programmatically enabled/disabled. The ADC clock signal is automatically divided down to 16.67 MHz for proper ADC operation.



#### Figure 6-2. Main Clock Tree

a. These are bit fields within the Run-Mode Clock Configuration (RCC) register.

# 6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

The XTAL bit in the **RCC** register (see page 68) describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

### 6.1.4.3 PLL Frequency Configuration

The PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the PLL to drive the output.

If the main oscillator provides the clock reference to the PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation (PLLCFG)** register (see page 72). The internal translation provides a translation within ± 1% of the targeted PLL VCO frequency.

The XTAL bit in the **RCC** register (see page 68) describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration (RCC)** register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

#### 6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC register fields (see page 68).

#### 6.1.4.5 PLL Operation

If the PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T<sub>READY</sub> (see Table 19-6 on page 386). During this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the  $T_{READY}$  requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep the PLL from being used as a system clock until the  $T_{READY}$  condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC** register is switched to use the PLL.

#### 6.1.4.6 Clock Verification Timers

There are three identical clock verification circuits that can be enabled though software. The circuit checks the faster clock by a slower clock using timers:

- The main oscillator checks the PLL.
- The main oscillator checks the internal oscillator.
- The internal oscillator divided by 64 checks the main oscillator.

If the verification timer function is enabled and a failure is detected, the main clock tree is immediately switched to a working clock and an interrupt is generated to the controller. Software can then determine the course of action to take. The actual failure indication and clock switching does not clear without a write to the **CLKVCLR** register, an external reset, or a POR reset. The clock verification timers are controlled by the PLLVER, IOSCVER, and MOSCVER bits in the **RCC** register.

### 6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively. The **DC1**, **DC2** and **DC4** registers act as a write mask for the **RCGCn**, **SCGCn**, and **DCGCn** registers.

In Run mode, the controller is actively executing code. In Sleep mode, the clocking of the device is unchanged but the controller no longer executes code (and is no longer clocked). In Deep-Sleep mode, the clocking of the device may change (depending on the Run mode clock configuration) and the controller no longer executes code (and is no longer clocked). An interrupt returns the device to Run mode from one of the sleep modes. Each mode is described in more detail in this section.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

■ **Deep-Sleep Mode.** Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex<sup>TM</sup>-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

# 6.2 Initialization and Configuration

The PLL is configured using direct register writes to the **RCC** register. The steps required to successfully change the PLL-based system clock are:

1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.

- Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN and OEN bits in RCC. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN and OEN bits powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC.

**Note:** If the BYPASS bit is cleared before the PLL locks, it is possible to render the device unusable.

# 6.3 Register Map

Table 6-1 on page 57 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

**Note:** Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	59
0x004	DID1	RO	-	Device Identification 1	76
0x008	DC0	RO	0x001F.000F	Device Capabilities 0	78
0x010	DC1	RO	0x0001.32BF	Device Capabilities 1	79
0x014	DC2	RO	0x0107.1013	Device Capabilities 2	81
0x018	DC3	RO	0x3FFF.00C0	Device Capabilities 3	83
0x01C	DC4	RO	0x0000.001F	Device Capabilities 4	85
0x030	PBORCTL	R/W	0x0000.7FFD	Power-On and Brown-Out Reset Control	61
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	62
0x040	SRCR0	R/W	0x0000000	Software Reset Control 0	104
0x044	SRCR1	R/W	0x0000000	Software Reset Control 1	105
0x048	SRCR2	R/W	0x0000000	Software Reset Control 2	107
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	63
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	64
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	66
0x05C	RESC	R/W	-	Reset Cause	67
0x060	RCC	R/W	0x07A0.3AD1	Run-Mode Clock Configuration	68

#### Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x064	PLLCFG	RO	-	XTAL to PLL Translation	72
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	86
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	92
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	98
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	88
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	94
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	100
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	90
0x124	DCGC1	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 1	96
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	102
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	73
0x150	CLKVCLR	R/W	0x0000.0000	Clock Verification Clear	74
0x160	LDOARST	R/W	0x0000.0000	Allow Unregulated LDO to Reset the Part	75

# 6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

19

RO

0

3

RO

18

RO

0

2

RO

17

RO

0

1

RO

16

RO

0

0

RO

#### 查询"LM3S608"供应商

### Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

#### Device Identification 0 (DID0) Base 0x400F.E000 Offset 0x000 Type RO, reset 31 30 29 28 27 26 25 24 23 22 21 20 eserved VER reserved RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 MAJOR MINOR Туре RO Reset **Bit/Field** Name Type Reset Description 31 reserved RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 30:28 VER RO 0x0 **DID0** Version This field defines the DID0 register format version. The version number is numeric. The value of the VER field is encoded as follows: Value Description Initial **DID0** register format definition for Stellaris® 0x0 Sandstorm-class devices. 27:16 RO 0x0 Software should not rely on the value of a reserved bit. To provide reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:8 MAJOR RO Major Revision

This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:

Value Description

- 0x0 Revision A (initial device)
- 0x1 Revision B (first base layer revision)
- 0x2 Revision C (second base layer revision)

and so on.

Bit/Field	Name	Туре	Reset	Description
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.

and so on.

### Register 2: Power-On and Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Power-On and Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000

Offset 0x030 Type R/W, reset 0x0000.7FFD

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1						reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0									
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1					BOF	RTIM		1	1			I	BORIOR	BORWT		
Type Reset	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1								
Bit/Fi	ield		Name		Туре	I	Reset	Description										
31:'	16	I	reserved		RO		0x0	comp		vith futur	e produ	cts, the v	alue of	a reserv	To prov ved bit sh			
15:	2	I	BORTIM		R/W	0	x1FFF	BOR	Time De	lay								
									eld spec OR outp						s delayed	d before		
								intern		tor (IOS	C) frequ	ency of	ne t <sub>BOR</sub> width of 500 μs and the of 12 MHz ± 30%. At +30%, the					
1		I	BORIOR		R/W		0	BOR Interrupt or Reset										
									oit contro is signal				0		ontroller.	lf set, a		
0			BORWT		R/W		1	BOR	Wait and	Check	for Nois	е						
								This b is not		es the re	esponse	to a brov	vn-out si	gnal ass	sertion if 1	BORIOR		
									If BORWT is set to 1 and BORIOR is cleared to 0, the controller waits BORTIM IOSC periods and resamples the BOR output. If still asserted, a BOR interrupt is signalled. If no longer asserted, the initial assertion is suppressed (attributable to noise).									
									If BORWT is 0, BOR assertions do not resample the output and any condition is reported immediately if enabled.									

# Register 3: LDO Power Control (LDOPCTL), offset 0x034

The <code>VADJ</code> field in this register adjusts the on-chip output voltage (V $_{OUT}$ ).

#### LDO Power Control (LDOPCTL)

Base 0x400F.E000 Offset 0x034 Type R/W, reset 0x0000.0000

215 -	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			т т т		1	rese	rved	ſ	1	1		1	1	1
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO
Reset						0						0				0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reser								I	ADJ		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Description								
04	.0						0	Coffee							<b>T</b>	.: ماما
31	.0		reserved		RO		0			ould not re v with futur						
										cross a re						
5:	0		VADJ		R/W		0x0		LDO Output Voltage							
0.	•						0/10			•	abia aut		an Tha		minava	luce for
										ts the on-o			ge. me	program	inning va	alues for
								Value		V <sub>OUT</sub> (V)						
								0x00		2.50						
								0x00		2.30						
								0x01		2.40						
								0x02		2.40						
								0x03		2.30						
								0x04		2.25						
										Reserved						
								0x00- 0x1B		2.75						
								0x1C		2.75						
								0x1C 0x1D		2.70						
								0x1E		2.60						
								0x1F		2.55						

# Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

# Raw Interrupt Status (RIS) Base 0x400F.E000 Offset 0x050 Type RO, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1					1										
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
					reserved					PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/Field Name Type Reset Description																	
31:	:7		reserved		RO		0			uld not re vith futur							
								prese	rved acr	oss a rea	ad-modi	fy-write	operatio	n.			
6		PLLLRIS RO 0 PLL Lock Raw Interrupt Status															
						This bit is set when the PLL T <sub>READY</sub> Timer asserts.											
5			CLRIS		RO		0	Curre	nt I imit	Raw Inte	rrunt St	atus					
Ū			01.00				C C			if the LD			asserts.				
4			IOFRIS		RO		0										
4			IUFRIS		KU		0			ator Faul if an inte				acted			
								1113 0	10 301								
3			MOFRIS		RO		0	Main	Oscillato	or Fault F	Raw Inte	rrupt Sta	atus				
								This b	it is set	if a main	oscillate	or fault is	s detecte	ed.			
2			LDORIS		RO		0	LDO F	Power U	nregulat	ed Raw	Interrup	t Status				
								This b	it is set	if a LDO	voltage	is unreg	gulated.				
1			BORRIS		RO		0	Browr	n-Out Re	eset Raw	Interrup	ot Status	5				
								This bit is the raw interrupt status for any brown-out conditions. If se a brown-out condition is currently active. This is an unregistered sign from the brown-out detection circuit. An interrupt is reported if the BOR bit in the <b>IMC</b> register is set and the BORIOR bit in the <b>PBORCTL</b> regist is cleared.									
0			PLLFRIS	;	RO		0	PLL F	ault Rav	w Interru	ot Status	6					
								This b	it is set	if a PLL f	fault is d	etected	(stops o	scillating	g).		

### Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

#### Interrupt Mask Control (IMC)

Base 0x400F.E000 Offset 0x054 Type R/W, reset 0x0000.0000

,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
							1	rese	rved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
					reserved		•		BORIM	PLLFIM								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/F	ield		Name		Туре		Reset	Description										
31:	7	I	reserved		RO		0	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
6			PLLLIM		R/W		0	PLL L	ock Inte	rrupt Ma	sk							
		This bit specifies whether a current limit detection is promoted to controller interrupt. If set, an interrupt is generated if PLLLRIS in is set; otherwise, an interrupt is not generated.																
5			CLIM		R/W		0	Curre	nt Limit I	Interrupt	Mask							
							contro	ller inter	ies whet rrupt. If s interrupt	et, an in	nterrupt i	s genera	•					
4			IOFIM		R/W		0	Intern	al Oscill	ator Faul	lt Interru	ipt Mask	í					
								to a co	ontroller	es wheth interrupt interrupt	. If set, a	an interru	upt is ger					
3			MOFIM		R/W		0	Main	Oscillato	or Fault Ir	nterrupt	Mask						
								to a co	ontroller	ies whet interrupt interrupt	. If set, a	an interru	upt is ger		•			
2			LDOIM		R/W		0	LDO F	Power U	nregulate	ed Interi	rupt Mas	sk					
								This bit specifies whether an LDO unregulated power situation promoted to a controller interrupt. If set, an interrupt is genera LDORIS is set; otherwise, an interrupt is not generated.										
1			BORIM		R/W		0	Browr	-Out Re	eset Inter	rupt Ma	sk						
								This bit specifies whether a brown-out condition is promoted to a controller interrupt. If set, an interrupt is generated if BORRIS is set; otherwise, an interrupt is not generated.										

Bit/Field	Name	Туре	Reset	Description					
0	PLLFIM	R/W	0	PLL Fault Interrupt Mask					
				This bit specifies whether a PLL fault detection is promoted to a controller					

This bit specifies whether a PLL fault detection is promoted to a controller interrupt. If set, an interrupt is generated if PLLFRIS is set; otherwise, an interrupt is not generated.

### Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 63).

#### Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000

Offset 0x058 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rese	rved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			<b>г</b> г		reserved				BORMIS	reserved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	RO 0								
Bit/F	it/Field Name Type Reset						Description											
31:	31:7 reserved RO						0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
6		F	PLLLMIS		R/W1C		0	PLL L	ock Mas	ked Inte	rrupt Sta	atus						
			This bit is set when the PLL T <sub>READY</sub> timer asserts. The interrupt is by writing a 1 to this bit.											cleared				
5			CLMIS		R/W1C		0	Currei	nt Limit I	Masked I	nterrup	t Status						
										if the LD to this bi		output	asserts.	The inte	errupt is o	cleared		
4			IOFMIS		R/W1C		0	Intern	al Oscill	ator Faul	t Maske	d Interru	upt Statu	IS				
										if an inte ting a 1 t			ult is del	ected. T	he interi	rupt is		
3		ſ	MOFMIS		R/W1C		0	Main (	Oscillato	or Fault M	lasked l	nterrupt	Status					
										f a main o to this bi		r fault is	detected	. The int	errupt is	cleared		
2		I	LDOMIS		R/W1C		0	LDO F	Power U	nregulate	ed Mask	ed Inter	rupt Sta	tus				
									it is set g a 1 to t	if LDO po his bit.	ower is i	unregula	ated. The	e interrup	ot is clea	red by		
1		E	BORMIS		R/W1C		0	BOR I	Masked	Interrupt	Status							
								This bit is the masked interrupt status for any brown-out condition set, a brown-out condition was detected. An interrupt is reported i BORIM bit in the IMC register is set and the BORIOR bit in the <b>PBOF</b> register is cleared. The interrupt is cleared by writing a 1 to this bit										
0		r	reserved		RO		0	Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserve preserved across a read-modify-write operation.										

Reset Cause (RESC)

# Register 7: Reset Cause (RESC), offset 0x05C

This field specifies the cause of the reset event to software. The reset value is determined by the cause of the reset. When an external reset is the cause (EXT is set), all other reset bits are cleared. However, if the reset is due to any other cause, the remaining bits are sticky, allowing software to see all causes.

Base 0x4 Offset 0x0 Type R/M	00F.E00 05C V, reset -	00																
	31	30	29	28	27	26	25	24	23 I erved	22	21	20	19 I	18 I	17	16		
					I				1				1					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	. 8	7	6	5	4	3	2	1	0		
		1			reser	ved		•	LDO SW WDT BOR POR EXT									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W -	R/W	R/W	R/W	R/W	R/W -		
Bit/F	ield		Name		Туре		Reset	Desc	ription									
31:	:6		reserved	1	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
5	5		LDO		R/W		-	LDO Reset										
								When set, indicates the LDO circuit has lost regulation and has generated a reset event.							3			
4	Ļ		SW		R/W		-	Softw	are Rese	et								
								Wher	n set, ind	icates a	software	e reset is	s the cau	use of th	e reset e	event.		
3	3		WDT		R/W		-	Watc	hdog Tim	er Rese	t							
								Wher	n set, ind	icates a	watchdo	og reset	is the ca	ause of t	he reset	event.		
2	2		BOR		R/W		-	Brow	n-Out Re	eset								
								Wher	n set, ind	icates a	brown-c	out reset	is the ca	ause of t	he reset	event.		
1			POR		R/W		-	Power-On Reset										
								Wher	n set, ind	icates a	power-c	on reset	is the ca	use of th	ne reset	event.		
0	)		EXT		R/W		-	Exter	nal Rese	t								
								When set, indicates an external reset ( $\overline{\mathtt{RST}}$ assertion) is the cause of the reset event.										

# **Register 8**: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC) Base 0x400F.E000 Offset 0x060 Type R/W, reset 0x07A0.3AD1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		res	erved		ACG		SYSDIV		1	USESYSDIV			reserved			
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	PWRDN	OEN	BYPASS	PLLVER		I XI	TAL	1	OSC	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	1	1	1	0	1	0	1	1	0	0	0	0	0	1
Bit/F	Bit/Field		Name		Туре	F	Reset	Descr	iption							
31:	31:28 reserv		reserved		RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
2	7		ACG		R/W		0	Auto Clock Gating								
										ies whet		-				

Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode.

The  $\ensuremath{\textbf{RCGCn}}$  registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

Bit/Field	Name	Туре	Reset	Description							
26:23	SYSDIV	R/W	0xF	System Clock Divisor	r						
				Specifies which divise PLL output.	or is used to generate the system clock from the						
				The PLL VCO frequency is 200 MHz.							
				Value Divisor (BYPASS=1) Frequency (BYPASS=0)							
				0x0 reserved	reserved						
				0x1 /2	reserved						
				0x2 /3	reserved						
				0x3 /4	50 MHz						
				0x4 /5	40 MHz						
				0x5 /6	33.33 MHz						
				0x6 /7	28.57 MHz						
				0x7 /8	25 MHz						
				0x8 /9	22.22 MHz						
				0x9 /10	20 MHz						
				0xA /11	18.18 MHz						
				0xB /12	16.67 MHz						
				0xC /13	15.38 MHz						
				0xD /14	14.29 MHz						
				0xE /15	13.33 MHz						
				0xF /16	12.5 MHz (default)						
				page 68), the SYSDI	n-Mode Clock Configuration (RCC) register (see v value is MINSYSDIV if a lower divider was LL is being used. This lower value is allowed to prce.						
22	USESYSDIV	R/W	0	Enable System Clock	<ul> <li>Divider</li> </ul>						
				•	divider as the source for the system clock. The is forced to be used when the PLL is selected as						
21:14	reserved	RO	0	compatibility with futu	rely on the value of a reserved bit. To provide ire products, the value of a reserved bit should be ead-modify-write operation.						
13	PWRDN	R/W	1	PLL Power Down							
				This bit connects to the PLL PWRDN input. The reset value of 1 power down the PLL. See Table 6-2 on page 71 for PLL mode control.							
12	OEN	R/W	1	PLL Output Enable							
				This bit specifies whether the PLL output driver is enabled. If cleared, the driver transmits the PLL clock to the output. Otherwise, the PLL clock does not oscillate outside the PLL module.							
				Note: Both PWRDN and OEN must be cleared to run the PLL.							

Bit/Field	Name	Туре	Reset	Description								
11	BYPASS	R/W	1	PLL Bypass	PLL Bypass							
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.								
					n the PLL or directly from a e to operate properly.							
10	PLLVER	R/W	0	PLL Verifica	ation							
				This bit controls the PLL verification timer function. If set, the verification timer is enabled and an interrupt is generated if the PLL becomes inoperative. Otherwise, the verification timer is not enabled.								
9:6	XTAL	R/W	0xB	Crystal Valu	Je							
				This field sp encoding fo	ned to the main oscillator. The							
				Value	Crystal Frequency (MHz) Not Using the PLL	Crystal Frequency (MHz) Using the PLL						
				0x0	1.000	reserved						
				0x1	1.8432	reserved						
				0x2	2.000	reserved						
				0x3	2.4576	reserved						
				0x4	3.5795	545 MHz						
				0x5	3.686	64 MHz						
				0x6	4	MHz						
				0x7	4.09	6 MHz						
				0x8	4.915	52 MHz						
				0x9	5	MHz						
				0xA	5.12	2 MHz						
				0xB	6 MHz (r	eset value)						
				0xC		4 MHz						
				0xD	7.372	28 MHz						
				0xE		MHz						
				0xF	8.19	2 MHz						
5:4	OSCSRC	R/W	0x0	Oscillator S	Source							
				Picks amor	ng the four input sources for th	e OSC. The values are:						
				Value Inpu	ut Source							
				0x0 Mai	n oscillator (default)							
				0x1 Inte	rnal oscillator (default)							
				0x2 Internal oscillator / 4 (this is necessary if used as inp								
				0x3 rese	erved							

Bit/Field	Name	Туре	Reset	Description
3	IOSCVER	R/W	0	Internal Oscillator Verification Timer
				This bit controls the internal oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
2	MOSCVER	R/W	0	Main Oscillator Verification Timer
				This bit controls the main oscillator verification timer function. If set, the verification timer is enabled and an interrupt is generated if the timer becomes inoperative. Otherwise, the verification timer is not enabled.
1	IOSCDIS	R/W	0	Internal Oscillator Disable
				0: Internal oscillator (IOSC) is enabled.
				1: Internal oscillator is disabled.
0	MOSCDIS	R/W	1	Main Oscillator Disable
				0: Main oscillator is enabled.
				1: Main oscillator is disabled (default).

#### Table 6-2. PLL Mode Control

PWRDN	OEN	Mode
1	Х	Power down
0	0	Normal

### Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 68).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq \* (F + 2) / (R + 2)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000

Offset 0x4001.20 Offset 0x064 Type RO, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1				1	rese	rved			1				•		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		OD					F							R		'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-		
Bit/F	ield		Name		Туре		Reset	Descr	Description									
31:	16		reserved		RO		0x0	Software should not rely on the value of a reserved bit. To pro compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.										
15:	14		OD		RO		-	PLL O	D Value	!								
								This fi	eld spec	ifies the	value s	upplied	to the PL	L's OD i	input.			
								\/aluo	Descri	ntion								
								0x0	Divide									
								0x0	Divide									
								0x2	Divide	•								
								0x3	Reserv	/ed								
13:	:5		F		RO		-	PLL F		vifies the	value s	unplied	to the PL	L's Fin	out			
								1113 1	eiu spec	ines the	value 3	upplieu			Jul.			
4:0	0		R		RO		-	PLL R	Value									
		This field specifies the value supplied to the PLL's R input.																

#### Register 10: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register is used to automatically switch from the main oscillator to the internal oscillator when entering Deep-Sleep mode. The system clock source is the main oscillator by default. When this register is set, the internal oscillator is powered up and the main oscillator is powered down. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode.

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000

Offset 0x144

Type R/W, reset 0x0780.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	reser	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset									-						-	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•					•	reserved							•	IOSC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descri	ption							
31	:1		reserved		RO		0x0 Software should compatibility wit preserved across			ith futur	e produ	cts, the v	alue of	a reserv	•	
0			IOSC		R/W		0	IOSC	Clock S	ource						
									-	es IOSC ld if set)	to be cl	ock sour	ce durin	ig Deep-	Sleep (o	verrides

#### Register 11: Clock Verification Clear (CLKVCLR), offset 0x150

This register is provided as a means of clearing the clock verification circuits by software. Since the clock verification circuits force a known good clock to control the process, the controller is allowed the opportunity to solve the problem and clear the verification fault. This register clears all clock verification faults. To clear a clock verification fault, the VERCLR bit must be set and then cleared by software. This bit is not self-clearing.

Clock Verification Clear (CLKVCLR) Base 0x400F.E000 Offset 0x150 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , ,		1	rese	rved					1		1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	, ,		· ·		1	reserved						r		VERCLR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:1		reserved		RO		0	compa	atibility w	ith futur/	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	<i>r</i> ide nould be
0		`	VERCLR		R/W		0	Clock	Verificat	ion Clea	ar					
								Clears	s clock v	erificatio	on faults.					

#### Register 12: Allow Unregulated LDO to Reset the Part (LDOARST), offset 0x160

This register is provided as a means of allowing the LDO to reset the part if the voltage goes unregulated. Use this register to choose whether to automatically reset the part if the LDO goes unregulated, based on the design tolerance for LDO fluctuation.

Allow Unregulated LDO to Reset the Part (LDOARST)

#### Base 0x400F.E000

Offset 0x160 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , , , , , , , , , , , , , , , , , ,			Rese	erved							1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	· · ·		· · ·		Ì	Reserved	, ,					r	1	LDOARST
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:1	F	Reserved	I	RO		0	compa	are shou atibility w rved acro	ith futur	e produ	cts, the v	alue of	a reserv	•	vide nould be
0		L	DOARS	Г	R/W		0	LDO F	Reset							
								When	set, allo	ws unre	gulated	LDO out	tput to re	eset the	part.	

#### Register 13: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, and package type.

	00F.E000 004		1 (DID1)														
ſ	31	30	29	28	27	26	25	24	23	22	21	20	19 I	18	17	16	
			ER				AM						TNO I				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 0	RO 1	RO 1	
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				rese	rved					TEMP		Pł	KG I	ROHS	QL	IAL	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO -	RO -	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
31:	28		VER		RO		0x0	DID1	Version								
								This field defines the <b>DID1</b> register format version. The version number is numeric. The value of the VER field is encoded as follows (all other encodings are reserved):									
								Value Description									
								0x0		nnn devi		mat den	nition, in	luicating	a Stella	115	
27:	24		FAM		RO		0x0	Family	/								
								Lumin	ary Mici		ct portfo	lio. The		ne device encoded			
								Value	Descri	otion							
								0x0	Stellar					is, all dev 3S.	vices wi	th	
23:	16	F	PARTNO		RO		0x2B	Part N	lumber								
														ce within gs are res			
								Value	Descri	ption							
15:	:8	r	reserved		RO		0x2B LM3S608 O Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.										

Bit/Field	Name	Туре	Reset	Description
Divi icia	Name	Type	Reset	Description
7:5	TEMP	RO	0x1	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 Industrial temperature range (-40°C to 85°C)
4:3	PKG	RO	0x1	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 48-pin LQFP package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified

#### Register 14: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Device Capabilities 0 (DC0)

Base 0x400F.E000 Offset 0x008 Type RO, reset 0x001F.000F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	г г		1	I SRA	MSZ		1	1	1	1	1	
_					L											
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO
Resei	0	0	0	0	0	0	0	U	0	0	0	I	1	1	1	I
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	г г 1		T	FLAS	SHSZ	r	r	1	1	1	T	' ]
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1
Bit/F 31: 15	16		Name SRAMSZ		Type RO RO	0:	Reset x001F x000F	Value	1 Size tes the s Desc 1F 8 KB	ription		ip SRAM	1 memoi	ry.		
15	:0	ł	-LASH52	Z	RU	0	X000F	Flash	Size							
								Indica	tes the s	size of th	ne on-ch	ip flash r	memory.			
								Value	Desc	ription						
								0x000	)F 32 K	B of Flas	sh					

Device Capabilities 1 (DC1)

Base 0x400F.E000

#### **Register 15: Device Capabilities 1 (DC1), offset 0x010**

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: PWM, ADC, Watchdog timer, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

fset 0x0 pe RO,	010 , reset 0x0	001.32B	ßF													
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reserved		•						ADC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	, I	MINS	YSDIV		1	MAXA	I DCSPD	1	MPU	reserved	TEMPSNS	PLL	WDT	SWO	SWD	JTAG
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 1	RO 0	RO 1	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	17	r	reserved		RO		0	compa	atibility	uld not re with futur ross a rea	e produc	cts, the	value of	a reserv	•	
16 ADC RO 1 ADC								ADC I	Module	Present						
When set, indicates the								at the Al	DC mod	lule is pr	resent.					
15:	12	MI	INSYSDI	V	RO		0x3	Syste	m Clock	Divider						
								hardw	are-dep	it divider bendent. divisor u	See the	RCC re	gister fo			
								Value	Descr	iption						
								0x3	Speci	fies a 50∙	MHz CF	PU clock	with a f	PLL divic	ler of 4.	
11:	:8	MA	XADCSI	PD	RO		0x2	Max A	DC Sp	eed						
								Indica	tes the	maximur	n rate at	which t	he ADC	samples	s data.	
								Value	Descr	iption						
0x2 500K sa							samples	/second								
7 MPU F							1	MPU	Present							
								modul	e is pres	licates th sent. See the MPU	the ARM			•		
6 reserved RO 0 Software should not rely on the compatibility with future products preserved across a read-modify								cts, the	value of	a reserv	•					

Bit/Field	Name	Туре	Reset	Description
5	TEMPSNS	RO	1	Temp Sensor Present
				When set, indicates that the on-chip temperature sensor is present.
4	PLL	RO	1	PLL Present
				When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT	RO	1	Watchdog Timer Present
				When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Device Capabilities 2 (DC2)

#### Register 16: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Base 0x4 Offset 0x0	00F.E00 014	x0107.101														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				reserved			•	COMP0			reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0				reserved				SSI0	rese		UART1	UART0
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 1	RO 1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:2	25	compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.														
24	1		COMP0		RO		1	Analo	g Compa	arator 0	Present					
		When set, indicates that analog comparator 0 is present.														
23:	19	r	eservec	1	RO		0	compa	atibility v	vith futu	ely on the re produc ad-modif	cts, the v	alue of	a reserv		
18	3	-	TIMER2	2	RO		1	Timer	2 Prese	nt						
								When	set, ind	icates th	nat Gene	ral-Purp	ose Tim	er modu	le 2 is p	resent.
17	7	-	TIMER1		RO		1	Timer	1 Prese	nt						
								When	set, ind	icates th	nat Gene	ral-Purp	ose Tim	er modu	le 1 is p	resent.
16	6	-	TIMER0	)	RO		1	Timer	0 Prese	nt						
								When	set, ind	icates th	nat Gene	ral-Purp	ose Tim	er modu	le 0 is p	resent.
15:'	13	r	reserved	1	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
12	2		I2C0		RO		1	I2C M	odule 0	Present	t					
								When	set, ind	icates tł	nat I2C m	odule 0	is prese	ent.		
11:	5	r	reserved	1	RO		<ul> <li>When set, indicates that I2C module 0 is present.</li> <li>Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.</li> </ul>									

Bit/Field	Name	Туре	Reset	Description
4	SSI0	RO	1	SSI0 Present
				When set, indicates that SSI module 0 is present.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	RO	1	UART1 Present
				When set, indicates that UART module 1 is present.
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

#### Register 17: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

#### Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018 Type RO, reset 0x3FFF.00C0

ijpo ito,			~~													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		erved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1	COPLUS	C0MINUS			rese	rved		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	30	l	reserved		RO		0	comp	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv		
29	9		CCP5		RO		1	CCP5	Pin Pre	sent						
								When	set, ind	icates th	at Captı	ure/Com	pare/PV	/M pin 5	is prese	ent.
28	3		CCP4		RO		1	CCP4	Pin Pre	sent						
								When	set, ind	icates th	at Captu	ure/Com	pare/PV	/M pin 4	is prese	ent.
27	7		CCP3		RO		1	CCP3	Pin Pre	sent						
								When	set, ind	icates th	at Captu	ure/Com	pare/PV	/M pin 3	is prese	ent.
26	6		CCP2		RO		1	CCP2	Pin Pre	sent						
								When	set, ind	icates th	at Captu	ure/Com	pare/PV	/M pin 2	is prese	ent.
25	5		CCP1		RO		1	CCP1	Pin Pre	sent						
								When	set, ind	icates th	at Captu	ure/Com	pare/PV	/M pin 1	is prese	ent.
24	1		CCP0		RO		1	CCPC	Pin Pre	sent						
								When	set, ind	icates th	at Captu	ure/Com	pare/PV	/M pin 0	is prese	ent.
23	3	ADC7 RO 1 ADC7 Pin Present														
								When	set, ind	icates th	at ADC	pin 7 is j	present.			
22	2		ADC6		RO		1	ADC6	Pin Pre	sent						
								When	set, ind	icates th	at ADC	pin 6 is j	present.			
21	l		ADC5		RO		1	ADC5	Pin Pre	sent						
								When	set, ind	icates th	at ADC	pin 5 is j	present.			

Bit/Field	Name	Туре	Reset	Description
20	ADC4	RO	1	ADC4 Pin Present
				When set, indicates that ADC pin 4 is present.
19	ADC3	RO	1	ADC3 Pin Present
				When set, indicates that ADC pin 3 is present.
18	ADC2	RO	1	ADC2 Pin Present
				When set, indicates that ADC pin 2 is present.
17	ADC1	RO	1	ADC1 Pin Present
				When set, indicates that ADC pin 1 is present.
16	ADC0	RO	1	ADC0 Pin Present
				When set, indicates that ADC pin 0 is present.
15:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7	COPLUS	RO	1	C0+ Pin Present
				When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	C0- Pin Present
				When set, indicates that the analog comparator 0 (-) input pin is present.
5:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

#### Register 18: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of GPIOs in the specific device. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Device Capabilities 4 (DC4)
Base 0x400F.E000 Offset 0x01C Type RO, reset 0x0000.001F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		г т		1	rese	rved							·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		· ·	reserved	1					GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:	5		reserved		RO		0			uld not re						
										vith futur oss a rea					ed bit sh	ould be
4			GPIOE		RO		1	CDIO	Port E F	Propont						
4			GFIUE		RU		I	GFIU	FUILEF	resent						
								When	set, indi	icates th	at GPIC	Port E i	s preser	nt.		
3			GPIOD		RO		1	GPIO	Port D F	Present						
								When	set indi	icates th	at GPIC	Port D i	s nresei	nt		
								When	Set, mu			I OILD I	o preser	n.		
2			GPIOC		RO		1	GPIO	Port C F	Present						
								When	set, indi	icates th	at GPIC	Port C i	s presei	nt.		
1			GPIOB		RO		1	GPIO	Port B F	Present						
								When	set, indi	icates th	at GPIC	Port B i	s preser	nt.		
0			GPIOA		RO		1	GPIO	Port A F	Present						
								When	cot indi	icatos th		Dort A	e proco	at		
								vinen	કરા, ગાળ	icates th		FULAI	s preser	п.		

#### Register 19: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x Type R/W	00F.E00 100	0 1x0000004	•		giotor o	(	,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
				•			•	reserved							•	ADC		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		rese	rved	1	'	MAX	ADCSPD	'		resei	rved	1	WDT		reserved			
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0		
Bit/F	ield		Name		Туре		Reset	Descri	ption									
31:	17	r	eserved		RO		0	compa	atibility v		e produ	cts, the	value of	a reserv	t. To prov ved bit sh			
16	6		ADC		R/W		0	ADC0	Clock (	Gating Co	ontrol							
		ADC R/W 0					receive	es a clo ed. If th	ck and fu	unctions	. Otherv	vise, the	unit is ı	0. If set, unclocked unit gen	d and			
15:	12	r	eserved	I	RO		0	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
11:	:8	MA	XADCS	PD	R/W		0	ADC S	Sample	Speed								
								the rat	e highe		e maxin	num rate	You ca		a. You car e sample			
								Value	Descri	iption								
								0x2	500K :	samples/	second							
								0x1	250K :	samples/	second							
								0x0	125K :	samples/	second							

Run Mode Clock Gating Control Register 0 (RCGC0)

Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Base 0x400F.E000

#### 查询"LM3S608"供应商

# Register 20: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

e R/W	110 /, reset 0x	0000004	40																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
							•	reserved							•	ADC			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		rese	erved			MAXA	DCSPD	'		rese	rved		WDT		reserved				
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RC 0			
Bit/Fi	ield		Name		Туре		Reset	Descri	ption										
31:′	17	I	reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the v		a reserv	t. To prov ved bit sh				
16 ADC R/W 0 ADC0 Clock C					Bating C	ontrol													
								receive disable	This bit controls the clock gating for SAR ADC module 0. If set, the un receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.										
15:′	12	I	reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the v		a reserv	t. To prov ved bit sh				
11:	8	MA	XADCSI	PD	R/W		0	ADC S	Sample	Speed									
								the rate	e highe	r than th		um rate	•		a. You car e sample				
								Value	Descri	ption									
								0x2	500K s	samples	/second								
								<b>0</b> 4											
								0x1	250K s	samples	/second								

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Offset 0x120

#### 查询"LM3S608"供应商

#### Register 21: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC0 is the clock configuration register for running operation, SCGC0 for Sleep operation, and DCGC0 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Type R/M		0x0000004	40													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reserved								ADC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Resel																
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_			erved				DCSPD				rved		WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31:	17	1	reserved	l	RO		0	Softwa	are shou	uld not re	ely on th	e value	of a rese	rved bi	t. To prov	ide
													value of a operation		ved bit sh	ould be
								preser	veu aci	uss a re	au-moui	iy-write	operation	1.		
16	6		ADC		R/W		0	ADC0	Clock C	Sating C	ontrol					
											0	0			0. If set,	
													,		unclocked e unit gen	
								a bus f	fault.							
15:	12	1	reserved	I	RO		0	Softwa	are shou	uld not re	ely on th	e value	of a rese	rved bi	t. To prov	ide
													value of a operation		ved bit sh	ould be
								preser	veu aci	035 010	au-mou	ry-write	operation			
11:	:8	MA	XADCS	PD	R/W		0	ADC S	Sample	Speed						
													•		a. You car	
									-	XADCSP			. You cai	n set tri	e sample	Tale by
								Value	Descri	ption						
								0x2	500K s	samples	/second					
								0x1	250K s	samples	/second					
								0x0	125K s	samples	/second					

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0) Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
7:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Base 0x400F.E000

#### 查询"LM3S608"供应商

#### Register 22: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x Type R/W	104	00000000x0	0													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		т т		reserved			1	COMP0			reserved			TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		I2C0	'		•	reserved				SSI0	rese	rved	UART1	UART0
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31::	25	re	eserveo	ł	RO		0	compa	atibility v	vith futu	ely on the re produc ead-modif	cts, the v	alue of	a reserv	•	
24	4	(		)	R/W		0	Analo	g Compa	arator 0	Clock G	ating				
								receiv	es a clo ed. If the	ck and f	ock gatin functions unclockee	Otherw	ise, the	unit is u	nclocke	d and
23:	19	re	eserved	ł	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
18	8	Т	IMER2	2	R/W		0	Timer	2 Clock	Gating	Control					
		TIMER2 R/W 0			lf set, uncloc	the unit	receive d disable	lock gatir s a clock ed. If the us fault.	and fun	ctions. (	Dtherwis	e, the u	nit is			
17	7	Т	IMER1		R/W		0	Timer	1 Clock	Gating	Control					
	17 TIMER1 R/W				lf set, uncloc	the unit	receive d disable	lock gatir is a clock ed. If the us fault.	and fun	ctions. (	Otherwis	e, the u	nit is			

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000 Offset 0x114

#### 查询"LM3S608"供应商

# Register 23: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x7 Type R/W		x00000000	D														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		· ·		reserved			•	COMP0			reserved			TIMER2	TIMER1	TIMER0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		reserved		12C0			1	reserved			'	SSI0	rese	rved	UART1	UART0	
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	
Bit/F	ield		Name		Туре		Reset	Descri	ption								
31:2	25	re	eserved	l	RO		0	compa	atibility v	vith futu	ely on the re produc ad-modif	ts, the v	alue of	a reserve	•		
24	1	C	COMPO		R/W		0	Analog	g Comp	arator 0	Clock Ga	ating					
								receive	es a clo ed. If the	ck and f	ock gating functions. unclocked	Otherw	ise, the	unit is u	nclocked	d and	
23:	19	re	eserved	l	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
18	3	Т	IMER2		R/W		0	Timer	2 Clock	Gating	Control						
								If set, t uncloc	the unit ked and	receive	lock gatin s a clock ed. If the is fault.	and fun	ctions. C	Otherwis	e, the ur	nit is	
17	7	Т	IMER1		R/W		0	Timer	1 Clock	Gating	Control						
				This bit controls the clock gating for General-Purpose Timer module If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to th unit will generate a bus fault.								nit is					

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

#### 查询"LM3S608"供应商

#### Register 24: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC1 is the clock configuration register for running operation, SCGC1 for Sleep operation, and DCGC1 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

Offset 0x7 Type R/W		x00000000	D														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
				reserved			1	COMP0			reserved			TIMER2	TIMER1	TIMER0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		reserved		12C0	ſ		1	reserved	1		1	SSI0	rese	rved	UART1	UART0	
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0	
Bit/F	ield		Name		Туре		Reset	Descri	ption								
31:	25	re	eserved	I	RO		0	compa	atibility w	ith futur	ely on the re produc ad-modif	cts, the v	alue of	a reserve	•		
24	1	C	COMP0		R/W		0	Analog	g Compa	arator 0	Clock Ga	ating					
								Analog Comparator 0 Clock Gating This bit controls the clock gating for analog comparator 0. If set, the un receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generat a bus fault.									
23:	19	re	eserved	I	RO		0	compa	atibility w	ith futur	ely on the re produc ad-modif	cts, the v	alue of	a reserve			
18	3	Т	IMER2		R/W		0	Timer	2 Clock	Gating	Control						
								This bit controls the clock gating for General-Purpose Timer mod If set, the unit receives a clock and functions. Otherwise, the unit unclocked and disabled. If the unit is unclocked, reads or writes unit will generate a bus fault.								nit is	
17	7	Т	IMER1		R/W		0	Timer	1 Clock	Gating	Control						
								This bit controls the clock gating for General-Purpose Timer module If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to th unit will generate a bus fault.									

Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15:13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:5	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
3:2	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

#### 查询"LM3S608"供应商

#### Register 25: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x Type R/W	108		000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1				1	rese	erved	1		1					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	i i	1	r r	reserved	I	1	1	1		GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/F	ield		Name		Туре	I	Reset	Descr	iption								
31:5 reserved RO 0 Software should not rel compatibility with future preserved across a rea 4 GPIOE R/W 0 Port E Clock Gating Co									e produ	cts, the v	alue of	a reserv	•				
4			GPIOE		R/W		0	Port E	Clock (	Gating C	ontrol						
								clock	and fund	ols the clo ctions. O locked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If	
3			GPIOD		R/W		0	Port D	Clock	Gating C	ontrol						
								clock	and fund	ols the clo ctions. O locked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If	
2			GPIOC		R/W		0	Port C	Clock	Gating C	ontrol						
								This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.									
1			GPIOB		R/W		0	Port E	B Clock (	Gating C	ontrol						
								This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.									

Run Mode Clock Gating Control Register 2 (RCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a

This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

#### 查询"LM3S608"供应商

# Register 26: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x Type R/W	118		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			Ì		r r		1	rese	rved			Ì		r	Ì	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		l	•	•	, I	reserved	d	•	1		l	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:5 reserved RO 0 Software should not rely on the value of a res compatibility with future products, the value o preserved across a read-modify-write operation											alue of	a reserv				
4	ŀ		GPIOE		R/W		0	Port E	Clock C	Sating C	ontrol					
								clock	and fund	tions. O	therwise	ng for Po e, the un writes to	it is uncl	ocked a	nd disab	led. If
3	3		GPIOD		R/W		0	Port D	Clock (	Gating C	ontrol					
								clock	and fund	tions. O	therwise	ng for Po e, the un writes to	it is uncl	ocked a	nd disab	led. If
2	2		GPIOC		R/W		0	Port C	Clock C	Sating C	ontrol					
								clock	and fund	tions. O	therwise	ng for Po e, the un writes to	it is uncl	ocked a	nd disab	led. If
1			GPIOB		R/W		0	Port B	Clock C	Sating C	ontrol					
								clock	and fund	tions. O	therwise	ng for Po e, the un writes to	it is uncl	ocked a	nd disab	led. If

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a

This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

#### Register 27: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC2 is the clock configuration register for running operation, SCGC2 for Sleep operation, and DCGC2 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Offset 0x7	128 /, reset 0		00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		r	, ,		, ,		1	rese	rved	1		1		r	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
ī	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
						reserved	l		1			GPIOE	GPIOD	GPIOC	GPIOB	GPIOA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
31:5 reserved RO 0 Software should not re compatibility with futur preserved across a re										e produ	cts, the v	alue of	a reserv	•			
4			GPIOE		R/W		0	Port E	Clock (	Gating C	ontrol						
								clock	and fund	ls the cloctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If	
3	6		GPIOD		R/W		0	Port D	Clock	Gating C	ontrol						
								clock	and fund	ols the clo ctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If	
2	2		GPIOC		R/W		0	Port C	Clock	Gating C	ontrol						
							This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. I the unit is unclocked, reads or writes to the unit will generate a bus fau										
1			GPIOB		R/W		0	Port E	Clock	Sating C	ontrol						
								clock	and fund	ls the clo ctions. O ocked, re	therwise	e, the un	it is uncl	ocked a	nd disab	led. If	

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2) Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a

This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

#### Register 28: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0) Base 0x400F.E000 Offset 0x040 Type R/W, reset 0x00000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1 1		· ·		1	reserved				1	1		1	ADC		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	I RO	RO	RO	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1 1		ı ı		erved	1 1		1		ì	WDT		reserved			
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	RO 0	RO 0	RO		
Reset	U	U	0	0	0	U	0	0	0	0	0	U	0	0	0	0		
Bit/F	ield		Name		Туре	I	Reset	Descr	iption									
31:	17		reserved		RO		0	Software should not rely on the value of a reserved bit. To provide										
51.	17		reserveu		RU		0								/ed bit sh			
								•		oss a rea	•	-						
								p				.,						
16	3		ADC		R/W		0	ADC0	Reset (	Control								
								Reset	control	for SAR	ADC m	odule 0						
									00110.01									
15:	:4		reserved		RO		0	Softwa	are shou	uld not re	ely on th	e value o	of a rese	rved bit	t. To prov	ide		
											•				ed bit sh	ould be		
								preser	ved acr	oss a rea	ad-modi	fy-write	operatio	n.				
3			WDT		R/W		0	WDT Reset Control										
U			1121		1011		0											
								Reset control for Watchdog unit.										
2:0	n		reserved		RO		0	Software should not rely on the value of a reserved bit. To provide										
2.0	0						v	compatibility with future products, the value of a reserved bit should be										
									,	oss a rea	•	,						

#### Register 29: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000 Offeet 0x044

Offset 0x044 Type R/W, reset 0x0000000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
[		1 1		reserved	1		1	COMP0			reserved			TIMER2	TIMER1	TIMER0			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		reserved		I2C0	r		1	reserved	r		•	SSI0	rese	<b>I</b> rved	UART1	UART0			
Type Reset	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	R/W 0			
Bit/F	ield		Name		Туре		Reset	Descri	ption										
31:	25	r	eserved	I	RO		0	compa	atibility w	ith futur	ely on the e produc ad-modif	cts, the v	alue of	a reserv					
24	ļ	(	COMP0		R/W		0	Analo	g Comp	0 Reset	Control								
								Reset	control f	or analo	og compa	arator 0.							
23:	19	r	eserved	I	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
18	3	٦	TIMER2		R/W		0	Timer 2 Reset Control											
								Reset	control f	or Gene	eral-Purp	ose Tim	er modi	ule 2.					
17	7	٦	TIMER1		R/W		0	Timer	1 Reset	Control									
								Reset	control f	or Gene	eral-Purp	ose Tim	er modu	ule 1.					
16	6	Ţ	TIMER0		R/W		0	Timer	0 Reset	Control									
								Reset	control f	or Gene	eral-Purp	ose Tim	er modı	ule 0.					
15:	13	ſ	eserved	I	RO		0	compa	atibility w	ith futur	ely on the e produc ad-modif	cts, the v	alue of	a reserv					
12	2		I2C0		R/W		0	12C0 F	Reset Co	ontrol									
								Reset control for I2C unit 0.											
11:	5	r	eserved	I	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
4			SSI0		R/W		0	SSI0 F	Reset Co	ontrol									
								Reset	control f	or SSI ι	unit 0.								
3:2	2	r	eserved	I	RO		0	0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											

Bit/Field	Name	Туре	Reset	Description
1	UART1	R/W	0	UART1 Reset Control
				Reset control for UART unit 1.
0	UART0	R/W	0	UART0 Reset Control
				Reset control for UART unit 0.

#### Register 30: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register.

Software Reset Control 2 (SRCR2) Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000


	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	ı ı		1	rese	rved	r r		1				•
<b>І</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	ſ	г г 1	reserved	1			r r		GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:5	I	reserved		RO		0	compa	atibility w	ild not re vith future oss a rea	e produ	cts, the v	alue of	a reserv		
4			GPIOE		R/W		0	Port E	Reset (	Control						
								Reset	control	for GPIO	Port E	-				
									_							
3			GPIOD		R/W		0	Port D	Reset (	Control						
								Reset	control	for GPIO	Port D					
2			GPIOC		R/W		0	Port C	Reset (	Control						
										for GPIO	Port C					
								Reset	CONTROL		FUILO	•				
1			GPIOB		R/W		0	Port B	Reset (	Control						
								Reset	control	for GPIO	Port B					
0			GPIOA		R/W		0	Port A	Reset (	Control						
								Reset	control	for GPIO	Port A					
								1,0001	0011101			•				

# 查询"LM3S608"供应商 7 Internal Memory

The LM3S608 microcontroller comes with 8 KB of bit-banded SRAM and 32 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

### 7.1 Block Diagram

#### Figure 7-1. Flash Block Diagram



### 7.2 Functional Description

This section describes the functionality of both the flash and SRAM memories.

#### 7.2.1 SRAM Memory

The internal SRAM of the Stellaris<sup>®</sup> devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset \* 32) + (bit number \* 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 \* 32) + (3 \* 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.* 

#### 7.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 397 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

#### 7.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

#### 7.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in two 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 7-1 on page 110.

#### Table 7-1. Flash Protection Policy Combinations

FMPPEn	FMPREn	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence.

# 7.2.2.3 Flash Protection by Disabling Debug Access

Flash memory may also be protected by permanently disabling access to the Debug Access Port (DAP) through the JTAG and SWD interfaces. This is accomplished by clearing the DBG field of the **FMPRE** register.

**Flash Memory Protection Read Enable** (DBG field): If set to 0x2, access to the DAP is enabled through the JTAG and SWD interfaces. If clear, access to the DAP is disabled. The DBG field programming becomes permanent, and irreversible, after a commit sequence is performed.

In the initial state, provided from the factory, access is enabled in order to facilitate code development and debug. Access to the DAP may be disabled at the end of the manufacturing flow, once all tests have passed and software loaded. This change will not take effect until the next power-up of the device. Note that it is recommended that disabling access to the DAP be combined with a mechanism for providing end-user installable updates (if necessary) such as the Stellaris boot loader.

Important: Once the DBG field is cleared and committed, this field can never be restored to the factory-programmed value—which means JTAG/SWD interface to the debug module can never be re-enabled. This sequence does NOT disable the JTAG controller, it only disables the access of the DAP through the JTAG or SWD interfaces. The JTAG interface remains functional and access to the Test Access Port remains enabled, allowing the user to execute the IEEE JTAG-defined instructions (for example, to perform boundary scan operations).

If the user will also be using the **FMPRE** bits to protect flash memory from being read as data (to mark sets of 2 KB blocks of flash memory as execute-only), these one-time-programmable bits should be written at the same time that the debug disable bits are programmed. Mechanisms to execute the one-time code sequence to disable all debug access include:

Selecting the debug disable option in the Stellaris boot loader

 Loading the debug disable sequence into SRAM and running it once from SRAM after programming the final end application code into flash

# 7.3 Flash Memory Initialization and Configuration

This section shows examples for using the flash controller to perform various operations on the contents of the flash memory.

### 7.3.1 Changing Flash Protection Bits

As discussed in "Flash Memory Protection" on page 109, changes to the protection bits must be committed before they take effect. The sequence below is used change and commit a block protection bit in the **FMPRE** or **FMPPE** registers. The sequence to change and commit a bit in software is as follows:

- 1. The Flash Memory Protection Read Enable (FMPRE) and Flash Memory Protection Program Enable (FMPPE) registers are written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see page 114) bit 0 is set to 1 if the FMPPE register is to be committed; otherwise, a 0 commits the FMPRE register.
- 3. The Flash Memory Control (FMC) register (see page 116) is written with the COMT bit set. This initiates a write sequence and commits the changes.

There is a special sequence to change and commit the DBG bits in the **Flash Memory Protection Read Enable (FMPRE)** register. This sequence also sets and commits any changes from 1 to 0 in the block protection bits (for execute-only) in the **FMPRE** register.

- 1. The Flash Memory Protection Read Enable (FMPRE) register is written, changing the intended bit(s). The action of these changes can be tested by software while in this state.
- 2. The Flash Memory Address (FMA) register (see ppage 114) is written with a value of 0x900.
- 3. The Flash Memory Control (FMC) register (see page 116) is written with the COMT bit set. This initiates a write sequence and commits the changes.

Below is an example code sequence to permanently disable the JTAG and SWD interface to the debug module using Luminary Micro's DriverLib peripheral driver library:

}

```
// programming of the FMPRE register.
//
HWREG(FLASH_FMA) = 0x900;
HWREG(FLASH_FMC) = (FLASH_FMC_WRKEY | FLASH_FMC_COMT);
//
// Wait until the operation is complete.
//
while (HWREG(FLASH_FMC) & FLASH_FMC_COMT)
{
}
```

# 7.3.2 Flash Programming

The Stellaris<sup>®</sup> devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

#### 7.3.2.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the FMA register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the FMC register until the WRITE bit is cleared.

### 7.3.2.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the FMC register.
- 3. Poll the **FMC** register until the **ERASE** bit is cleared.

#### 7.3.2.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the **FMC** register until the MERASE bit is cleared.

# 7.4 Register Map

Table 7-2 on page 113 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USER\_DBG**, and **USER\_REGn** registers are relative to the System Control base address of 0x400F.E000.

Table 7-2. Flash Register Map

Offset	Name	Туре	Reset	Description	See page
Flash Co	ntrol Offset				
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	114
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	115
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	116
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	118
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	119
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	120
System C	ontrol Offset	11			
0x130	FMPRE	R/W	0x8000.FFFF	Flash Memory Protection Read Enable	122
0x134	FMPPE			Flash Memory Protection Program Enable	123
0x140	USECRL	R/W	0x31	USec Reload	121

# 7.5 Flash Register Descriptions (Flash Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

# Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

#### Flash Memory Address (FMA)

Base 0x400F.D000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
							•	rese	erved					•				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved		1 1		OFFSET													
Туре	RO	R/W	R/W															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/F	ield		Name		Туре	F	Reset	Descr	ription									
31:	15	I	Name Type Rese reserved RO 0x0				0x0	comp	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•			
14	:0		OFFSET		R/W		0x0	Addre	ess Offse	t								
								Addre	ess offset	t in flash	where of	operation	n is perf	ormed.				

# **Register 2: Flash Memory Data (FMD), offset 0x004**

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flash M Base 0x4 Offset 0x0 Type R/M	00F.D00	0															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	ſ	r r 1		ì	T DA	TA I	I	1	I	1	Ĩ	I	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		T	1	ſ	г т 1		T	DA	I ATA	I	1	I	1	1	I		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
31	:0		DATA		R/W		0x0	Data	Value								
								Data	value for	write op	peration.						

#### Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 114). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 115) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flash Memory Control (FMC)

Base 0x400F.D000

Offset 0x008 Type R/W, reset 0x0000.0000

Type R/W	/, reset (	0x0000.0	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	WR	KEY	1 1		1		1 1		
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	1 1			res	erved			1		1	COMT	MERASE	ERASE	WRITE
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	16		WRKEY		WO		0x0	Flash	Write K	ley						
	This field contains a write key, which is used to minin of accidental flash writes. The value 0xA442 must be field for a write to occur. Writes to the <b>FMC</b> register w value are ignored. A read of this field returns the value													nust be w gister with	ritten in hout this	to this
15:	4		reserved		RO		0x0	compa	atibility	uld not re with futur ross a rea	e produ	cts, the	value of	a reserve		
3			COMT		R/W		0	Comn	nit Regi	ster Value	e					
									•	e) of regis he state o			volatile	storage.	A write	of 0 has
								previo	ous com	ate of the mit acces as is not o	ss is coi	nplete, a	a 0 is ret	urned; o		
								This c	an take	up to 50	μs.					
2			MERASE		R/W		0	Mass	Erase F	-lash Mei	nory					
										et, the flas no effec		-		levice is	all erase	ed. A
								previo	ous mas	ate of the s erase a mass era	iccess i	s comple	ete, a 0 i	s returne	ed; other	wise, if
								This c	an take	up to 25	0 ms.					

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of <b>FMA</b> is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in <b>FMD</b> is written into the location as specified by the contents of <b>FMA</b> . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				TI:

This can take up to 50 µs.

## Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		ı ı		1	rese	rved	1		1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		1 1		1	l erved		1		1	1	1	PRIS	ARIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:2 reserved RO 0x00 Software should not rely on the value of a reserved compatibility with future products, the value of a preserved across a read-modify-write operation.												a reserv	•			
1			PRIS		RO		0	Progra	amming	Raw Inte	errupt S	tatus				
								progra not co	amming mpleted ated thre	tes the c cycle co d. Progra ough the	mpleted	; if clear cycles a	ed, the p re either	orogram write or	ming cyo erase a	cle has ctions
0	1		ARIS		RO		0	Acces	s Raw I	nterrupt	Status					
				RO       0       Access Raw Interrupt Status         This bit indicates if the flash was improperly accessed. If set, the program tried to access the flash counter to the policy as set in the Flash Memory Protection Read Enable (FMPREn) and Flash Memory Protection Program Enable (FMPPEn) registers. Otherwise, no access has tried to improve the flash flash flash flash										Memory ection		

to improperly access the flash.

# Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM)
Base 0x400F.D000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1	I	1 1 1		1	rese	rved	i i		1		r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		т т 1		res	erved		1				1	PMASK	AMASK
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31	:2		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value of cts, the v ify-write of	alue of	a reserv		
1			PMASK		R/W		0	Progra	amming	Interrup	t Mask					
								to the to the	controlle	er. If set,	a progi	of the pro amming- errupts a	-generat	ed inter	rupt is pr	omoted
0			AMASK		R/W		0	Acces	s Interru	upt Mask						
								contro	ller. If se ller. Oth	et, an ac	cess-ge	of the ac enerated ts are rec	interrupt	t is pron	noted to	the

# Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC) Base 0x400F.D000 Offset 0x014 Type R/W1C, reset 0x0000.0000

71	-,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	Î	1 1 1		Ì	rese	rved	Ì	l .	Î	r r		1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	T	, , ,		res	erved		1		T	r r		PMISC	AMISC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	2	reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.														
1			PMISC		R/W1C		0	Progra	amming	Masked	Interru	pt Status	and Clea	ar		
								progra by writ	amming ting a 1.	cycle co The PRI	mpleted S bit in	and wa	was sign s not ma I <b>S</b> registe	sked. T	his bit is	cleared
0			AMISC		R/W1C		0	Acces	s Maske	ed Interro	upt Stat	us and C	lear			
								acces a 1. Th	s was at	tempted	and wa	s not mas	as signal sked. This is also c	s bit is c	leared b	y writing

# 7.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

USec Reload (USECRL)

# Register 7: USec Reload (USECRL), offset 0x140

**Note:** Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

Base 0x4 Offset 0x Type R/W	140															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	T	1			1	rese	rved			1	l I		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Type RO															
											R/W					R/W
Reset	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1
Reset   0   0   0   0   0   0   1   1     Bit/Field   Name   Type   Reset   Description																
							0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	vide nould be
7:	7:0 USEC R/W 0								second I	Reload V	/alue					
									1 of the ammed.	controlle	er clock	when the	e flash is	s being e	erased o	r
								USEC	should b	e set to (	0x31 (50	MHz) w	henever	the flash	n is being	g erased

or programmed.

# Register 8: Flash Memory Protection Read Enable (FMPRE), offset 0x130

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (see the **FMPPE** registers for the execute-only protection bits). This register is loaded during the power-on reset sequence. The factory settingsare a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable (FMPRE) Base 0x400F.E000 Offset 0x130

Type R/W, reset 0x8000.FFFF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1						READ_I	ENABLE			1		1	1	' ]		
<b>Т</b> уре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1						READ_I	ENABLE	I					•	1		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	I	1	I	I	I	I	I	I	1	I	I	I	I	I	'	I		
			N.		<b>T</b>		<b>N</b> -  -  +	<b>D</b>										
Bit/Fi	leid	Name Type Reset					Reset	Descr	iption									
31:	:0	REA	D_ENA	BLE	R/W	0x80	000FFFF	Flash	Read Er	nable								
								Each	bit positi	on maps	s 2 Kbyt	es of Fla	sh to be	read-er	nabled.			
								Each bit position maps 2 Kbytes of Flash to be read-enabled.										

Value Description 0x8000FFFF Enables 32 KB of flash.

## Register 9: Flash Memory Protection Program Enable (FMPPE), offset 0x134

**Note:** Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (see the **FMPRE** registers for the read-only protection bits). This register is loaded during the power-on reset sequence. The factory settings are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable (FMPPE) Base 0x400F.E000 Offset 0x134

Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		г г 1		1 1	PROG_	I I ENABLE			1	1	1		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	I I	I	r r		1 1	PROG_	I I ENABLE	I	r	r	1	r	r I	<b>r</b>
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1								
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31	:0	PRC	G_ENA	BLE	R/W	0x00	000FFFF	Flash	Program	iming Ei	nable					
								Each	bit positi	on maps	s 2 Kbyt	es of Fla	ish to be	write-er	nabled.	

Value Description 0x0000FFFF Enables 32 KB of flash.

# 8 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of five physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, and Port E, ). The GPIO module is FiRM-compliant and supports 5-28 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:


- Programmable control for GPIO interrupts
  - Interrupt generation masking
  - Edge-triggered on rising, falling, or both
  - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration
  - Weak pull-up or pull-down resistors
  - 2-mA, 4-mA, and 8-mA pad drive
  - Slew rate control for the 8-mA drive
  - Open drain enables
  - Digital input enables

# 8.1 Functional Description

Important: All GPIO pins are inputs by default (**GPIODIR=**0 and **GPIOAFSEL=**0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (**GPIOAFSEL=**1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block (see Figure 8-1 on page 125). The LM3S608 microcontroller contains five ports and thus five of these physical GPIO blocks.

#### <u>查询"LM3S608"供应商</u> Figure 8-1. GPIO Port Block Diagram



# 8.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

# 8.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 132) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


## 8.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 131) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 8-2 on page 126, where u is data unchanged by the write.

#### Figure 8-2. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 8-3 on page 126.

#### Figure 8-3. GPIODATA Read Example



#### 8.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- GPIO Interrupt Sense (GPIOIS) register (see page 133)
- **GPIO Interrupt Both Edges (GPIOIBE)** register (see page 134)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 135)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 136).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 137 and page 138). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

Interrupts are cleared by writing a 1 to the GPIO Interrupt Clear (GPIOICR) register (see page 139).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

#### 8.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 140), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

#### 8.1.4 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOPUR**, **GPIOPDR**, **GPIOPLR**, and **GPIODEN** registers.

#### 8.1.5 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

# 8.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) default to general-purpose inut mode (**GPIODIR=**0 and **GPIOAFSEL=**0). Table 8-1 on page 127 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 8-2 on page 128 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	ister Bit Va	llue <sup>a</sup>							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	Х
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	X	X	X	X	X	X

#### Table 8-1. GPIO Pad Configuration Examples

Configuration	GPIO Reg	gister Bit Va	alue <sup>a</sup>							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Open Drain Input/Output (I <sup>2</sup> C)	1	X	1	1	X	X	?	?	?	?
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	X	X
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	X	X	X	X
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

#### Table 8-2. GPIO Interrupt Configuration Example

Register	Indonusia	Pin 2 Bit Va	lue <sup>a</sup>						
	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge	Х	Х	Х	Х	Х	0	Х	Х
	1=level								
GPIOIBE	0=single edge	X	X	X	X	Х	0	Х	Х
	1=both edges								
GPIOIEV	0=Low level, or negative edge	X	X	X	X	X	1	X	Х
	1=High level, or positive edge								
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

# 8.3 Register Map

Table 8-3 on page 129 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000

- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.
- Note: The default reset value for the **GPIOAFSEL** register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of **GPIOAFSEL** for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

#### Table 8-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	131
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	132
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	133
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	134
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	135
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	136
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	137
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	138
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	139
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	140
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	142
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	143
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	144
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	145
0x510	GPIOPUR	R/W	0x0000.00FF	GPIO Pull-Up Select	146
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	147
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	148
0x51C	GPIODEN	R/W	0x0000.00FF	GPIO Digital Enable	149
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	150
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	151
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	152
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	153

Offset	Name	Туре	Reset	Description	See page
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	154
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	155
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	156
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	157
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	158
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	159
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	160
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	161

# 8.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

# Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 132).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

#### GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x000

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Ì		l l		1	rese	rved	I	1			1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		T	1	DA	TA	T	T	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	Ū	0	0	Ū	0	0	0	0	0	Ū	0	0	Ū	Ū
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	Bit/Field Name 31:8 reserved		I	RO		0x00	compa	atibility v	with futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•		
7:	0		DATA		R/W		0x00	GPIO	Data							
								To fac	ilitate th	e readin	g and w	ed to 256 rriting of c	data to t	hese re	gisters b	у

To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines ipaddr[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by ipaddr[9:2] and are configured as outputs. See "Data Register Operation" on page 125 for examples of reads and writes.

# Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

#### GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x400 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved I	T	1	· · · ·		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	1		1		DI	R		1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility	with futur	re produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:	0		DIR		R/W		0x00		Data D IR valu		efined a	s follows:	:			

- 0 Pins are inputs.
- 1 Pins are outputs.

# Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x404 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		,	1		· · ·		1	rese	rved	1				1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		1			3	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	ne value o ucts, the v lify-write o	alue of	a reserv	•	
7:	0		IS		R/W		0x00	GPIO	Interrup	t Sense						
								The I	s values	s are def	ined as	follows:				

- 0 Edge on corresponding pin is detected (edge-sensitive).
- 1 Level on corresponding pin is detected (level-sensitive).

# Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 133) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 135). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

reserved

IBE

RO

R/W

0x00

0x00

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x408 Type R/W, reset 0x0000.0000

31:8

7:0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, , ,		1	rese	rved I	1				1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	rese	i i erved		1	1		Î		IE	E	1	1	
Туре	RO	RO	RO	RO	rved RO	RO	RO	RO	R/W	R/W	R/W	IE R/W	BE R/W	R/W	R/W	R/W
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0			R/W 0	R/W 0	R/W 0

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Both Edges

The IBE values are defined as follows:

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 135).
- 1 Both edges on the corresponding pin trigger an interrupt.
  - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

# Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 133). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

#### GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x40C Type R/W, reset 0x0000.0000

31:8

7:0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	ı ı		1	rese	rved	1				1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	rese	erved		1	-		1	r	I	V V	1	1	'
Туре	RO	RO	RO	rese RO	erved RO	RO	RO	RO	R/W	R/W	R/W	I R/W	I IV R/W	R/W	R/W	R/W
Type Reset	RO 0	RO 0	RO 0		I	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0			R/W 0	R/W 0	R/W 0

RO

R/W

reserved

IEV

0x00

0x00

Software should not rely on the value of a reserved bit. To provide
compatibility with future products, the value of a reserved bit should
preserved across a read-modify-write operation.

GPIO Interrupt Event

The IEV values are defined as follows:

Value Description

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

be

## Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The **GPIOIM** register is the interrupt mask register. Bits set to High in **GPIOIM** allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

#### GPIO Interrupt Mask (GPIOIM)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x410 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,				1	rese	rved I	1	1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved					•		IN IN	1E	•		'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	uld not re with futur oss a re	e produ	cts, the v	alue of	a reserv		
7:	0		IME		R/W 0x00				•	ot Mask E es are de		s follows	:			

- 0 Corresponding pin interrupt is masked.
- 1 Corresponding pin interrupt is not masked.

# Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 136). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

#### GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x414 Type RO, reset 0x0000.0000

31:8

7:0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	ı ı		1	rese	rved	1				r		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	,	rese	rved		1	1		1		R	IS	r	1	
Туре	RO	RO	RO	RO	erved RO	RO	RO	RO	RO	RO	RO	R	IS RO	RO	RO	RO
Type Reset	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			RO 0	RO 0	RO 0

RO

RO

0x00

reserved

RIS

0x00	Software should not rely on the value of a reserved bit. To provide
	compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

GPIO Interrupt Raw Status

Reflects the status of interrupt trigger condition detection on pins (raw, prior to masking).

The RIS values are defined as follows:

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

# **Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418**

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

**GPIOMIS** is the state of the interrupt after masking.

RO

0x00

MIS

#### GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x418 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset			-	-					0	-		0			0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		•	•				М	IS			·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	it/Field Name Type			Reset	Descri	iption										
31	31:8 reserved RO 0x00							compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	

GPIO Masked Interrupt Status

Masked value of interrupt due to corresponding pin.

The MIS values are defined as follows:

Value Description

- 0 Corresponding GPIO line interrupt not active.
- 1 Corresponding GPIO line asserting interrupt.

7:0

# Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

#### GPIO Interrupt Clear (GPIOICR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port C base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x41C Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		•	1				1	rese	rved		•				1		
Туре	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO	
Reset	0	0			0		U	0	U	U	U	0	U	U	U	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			•	rese	rved		•	•		1	1	1	I C I	1	1	'	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
31	:8		reserved	I	RO 0x00			compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.								
7:	7:0 IC W1C 0x00					0x00	GPIO	Interrup	t Clear								

The  ${\tt IC}$  values are defined as follows:

Value Description

0 Corresponding interrupt is unaffected.

1 Corresponding interrupt is cleared.


#### Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.

Important: All GPIO pins are inputs by default (**GPIODIR=**0 and **GPIOAFSEL=**0), with the exception of the five JTAG pins (PB7 and PC[3:0]). The JTAG pins default to their JTAG functionality (**GPIOAFSEL=**1). A Power-On-Reset (POR) or asserting an external reset (RST) puts both groups of pins back to their default state.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris<sup>®</sup> microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.



B is 0x0000.0080 while the default reset value for

Port C is 0x0000.000F.

# 查询"LM3S608"供应商

Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				The AFSEL values are defined as follows: Value Description 0 Software control of corresponding GPIO line (GPIO mode).
				<ol> <li>Hardware control of corresponding GPIO line (alternate hardware function).</li> </ol>
				Note: The default reset value for the <b>GPIOAFSEL</b> register is 0x0000.0000 for all GPIO pins, with the exception of the five JTAG pins (PB7 and PC[3:0]). These five pins default to JTAG functionality. Because of this, the default reset value of <b>GPIOAFSEL</b> for GPIO Port

# Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x500 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , , , , , , , , , , , , , , , , , ,			rese	rved	1				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	1	rese	rved		1	1		1	ſ	DR	:V2	T	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W	R/W	R/W 1	R/W	R/W 1	R/W 1	R/W
Reset	0	0	0	0	0	0	0	0			I	I	1	1		I
Bit/F	ield		Name		Туре	I	Reset	Descr	ription							
31	:8		reserved		RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
7:	0		DRV2		R/W		0xFF	Outpu	ut Pad 2-	mA Driv	e Enable	е				
								A writ	e of 1 to	either G	PIODR	4[n] or G	PIODR	8[n] clea	ars the	

A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

## Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x504 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , ,		1	rese	erved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	erved		1	1			r	DR	RV4	1	r	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	Ū	Ū	0	0	0	Ū	0	0	0	Ū	0	0	0	Ū
Bit/F	ield		Name		Туре	I	Reset	Descr	ription							
31:	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv		
7:0	0		DRV4		R/W		0x00	Outpu	ut Pad 4-	mA Driv	e Enable	е				
								A writ	e of 1 to	either G	PIODR	2[n] or G	PIODR	8[n] clea	ars the	

A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

# Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x508 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					, , , , , , , , , , , , , , , , , , ,			rese	rved	1	1	1		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	1		I	1	DF	I ₹V8 I	T	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Neder	U	0	0	U	0	0	0	0	0	0	0	0	0	U	0	0
Bit/F	ield	Name			Туре		Reset	Descr	ription							
31:	:8		reserved		RO		0x00	Software should not rely on the value of a reserved bit. To provi compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.								
7:0	7:0 DRV8 R/W 0x0							Outpu	ut Pad 8-	mA Driv	e Enabl	е				
								A writ	e of 1 to	either G	PIODR	2[n] or G	PIODR	4[n] clea	ars the	

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

## Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 149). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the I<sup>2</sup>C module, the **GPIO Alternate Function Select (GPIOAFSEL)** register bit for PB2 and PB3 should be set to 1 (see examples in "Initialization and Configuration" on page 127).

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x50C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					1	rese	erved					1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		1	1			r	l O[	DE I	T	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield	d Name Type Reset					Descr	iption								
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acre	ith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		ODE		R/W		0x00	Outpu	it Pad O	pen Drai	in Enabl	e				
								The O	DE value	es are de	efined as	s follows	:			

Value Description

0 Open drain configuration is disabled.

1 Open drain configuration is enabled.

## Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 147).

GPIO Pull-Up Select (GPIOPUR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x510 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1		r 		1	rese	rved			· · · ·		1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
			•	rese	rved		•	•				PU	JE	1	1	'		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1		
Bit/F	ield		Name		Туре	Reset	Descr	iption										
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•			
7:	0		PUE		R/W		0xFF	preserved across a read-modify-write operation. Pad Weak Pull-Up Enable										
								A write of 1 to <b>GPIOPDR[n]</b> clears the corresponding <b>GPIOPUR[n]</b> enables. The change is effective on the second clock cycle after the										

write.

October 01, 2007

## Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 146).

GPIO Pull-Down Select (GPIOPDR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x514 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1		<b> </b>		1	rese	rved				1	T	T		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			•	rese	rved		1	•				PC	DE	1	1	'	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•		
7:	D		PDE		R/W		0x00										
								A write of 1 to <b>GPIOPUR[n]</b> clears the corresponding <b>GPIOPDR</b> enables. The change is effective on the second clock cycle after									

write.

## Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 144).

GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x518 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			T	rese	rved	1		, , ,		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		T	1		1		SF	RL	1	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F							Descr	iption								
31	31:8 reserved				RO		0x00	compa	atibility v	vith futur	e produ	ne value o icts, the v ify-write o	alue of	a reserv	•	
7:	0		SRL		R/W		0x00	Slew I	Rate Lin	nit Enabl	e (8-m/	A drive on	ıly)			
								The S	RL valu	es are de	efined a	s follows				

Value Description

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

## Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital input enable register. By default, all GPIO signals are configured as digital inputs at reset. If a pin is being used as a GPIO or its Alternate Hardware Function, it should be configured as a digital input. The only time that a pin should not be configured as a digital input is when the GPIO pin is configured to be one of the analog input signals for the analog comparators.

#### GPIO Digital Enable (GPIODEN)

DEN

R/W

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0x51C Type R/W, reset 0x0000.00FF

7:0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1					DE	EN I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit/F	Bit/Field		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	atibility v	uld not re vith futur oss a re	e produo	cts, the v	alue of	a reserv	•	

0xFF Digital Enable

The DEN values are defined as follows:

Value Description

- 0 Digital functions disabled.
- 1 Digital functions enabled.

## Register 19: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD0 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		· ·		1	rese	erved			1		1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Type RO												I D4 I	I	1	1
												RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F			Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		PID4		preserved across RO 0x00 GPIO Peripheral I						egister[7	':0]				

## Register 20: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD4 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· ·		1	rese	erved			1	1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Reset	0	0	U	0	U	0	0	0	U	0	0	U	U	U	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				PI	D5	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	eset 0 0 0 0 0 Bit/Field Name Ty						Reset	Descr	iption							
31:	31:8 reserved RO						0x00	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•	/ide nould be
7:0	0							Periphe	ral ID Re	egister[1	5:8]					

## Register 21: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFD8 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		· ·		1	rese	erved					1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Type RO													I	1	1
												RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F			Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	comp	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		PID6		preserved across a read RO 0x00 GPIO Peripheral ID Reg							3:16]				

## Register 22: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved			1		1	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report															4	
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
				rese	rved							PI	D7			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	Bit/Field Name Type Reset					Descr	iption									
31:	:8	I	reserved		RO		0x00	compa	are shou atibility w rved acre	ith futur/	e produ	cts, the v	alue of	a reserv		
7:0	0								Periphe	ral ID Re	egister[3	81:24]				

## **Register 23: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0**

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE0 Type RO, reset 0x0000.0061

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, , ,		1	rese	rved			, , ,			1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	T	rese	erved		T	1				PI	D0		T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
Bit/F	ield		Name		0 0 0 0 0 0 0											
31:	:8		reserve										alue of a	a reserv	•	
7:	0		PID0		RO		0x61	GPIO	Periphe	ral ID Re	egister[	7:0]				
								Can b	e used b	by softwa	are to id	lentify the	e presen	ce of th	nis perip	heral.

## Register 24: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		, , , , , , , , , , , , , , , , , , ,			rese	rved	1		, , ,		1	,	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		1		PI	D1	1	1	· _ ]
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	ription							
31:	:8		reserved		RO		0x00	comp	atibility	with futur	e produ	ne value o licts, the v ify-write o	alue of	a reser	•	
7:0	0		PID1		RO		0x00	GPIO	Periphe	eral ID Re	egister[	15:8]				
								Can b	e used	by softwa	are to ic	lentify the	e presei	nce of th	nis peripl	heral.

## **Register 25: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8**

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r I		1	rese	rved	1 1		1		r	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0
	10	1	1	1	rved	10	1	1		, <u> </u>		ı Pli		-	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
Bit/F		-	Name	-	Туре		Reset	Descr		-	-			-	-	-
31:	8		reserved	1	RO		0x00	compa	atibility v	vith futur	e produ	ne value o ucts, the v lify-write o	alue of	a reserv		
7:	0		PID2		RO		0x18	GPIO	Periphe	ral ID Re	egister[	23:16]				
								Can b	e used b	oy softwa	are to io	dentify the	e preser	ice of th	is periph	neral.

## Register 26: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		,	1	1	, , , , , , , , , , , , , , , , , , ,			rese	rved	1 1		, , ,		1	1	,	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	rese	rved		1	1		1 1		PI	53	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
31:	:8		reserved	I	RO		0x00	compa	atibility	uld not re with futur ross a rea	e produ	icts, the v	alue of	a reser	•		
7:0	0		PID3		RO 0x0 <sup>-</sup>		0x01	GPIO Peripheral ID Register[31:24]									
								Can b	e used	by softwa	are to id	lentify the	e prese	nce of th	nis periph	neral.	

## Register 27: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r I		1	rese	rved	i i				1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		1		CII	D0	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved	1	RO		0x00	compa	atibility v	vith futur	e produ	ne value o licts, the v ify-write o	alue of	a reserv		
7:	0		CID0		RO		0x0D	GPIO	PrimeC	ell ID Re	gister[7	<b>'</b> :0]				
								Provid	les softv	vare a st	andard	cross-pe	ripheral	identifie	cation sy	stem.

## Register 28: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1			1	rese	erved	1	1	1	1	T	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	•	rese	erved		1	•		1	1	CI	D1	I	1	1	
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0								
Bit/F	ield		Name		Туре		Reset	Descr	ription								
31:	:8		reserve	d	RO		0x00	comp	atibility	with futu	ire produ	ne value o ucts, the v lify-write o	value of	f a reser		ovide should be	
7:	0		CID1		RO		0xF0	GPIO PrimeCell ID Register[15:8]									
								Provid	des soft	ware a s	standard	cross-pe	eriphera	l identif	ication s	ystem.	

## Register 29: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r I		1	rese	rved	1 1		1		r	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	1	rese	rved		1	1		, ,		CI	D2	Î	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved	1	RO		0x00	compa	atibility v	vith futur	e produ	ne value o icts, the v ify-write o	alue of	a reserv		
7:0	0		CID2		RO		0x05	GPIO	PrimeC	ell ID Re	gister[2	23:16]				
								Provid	les softv	vare a st	andard	cross-pe	ripheral	identific	cation sy	stem.

## Register 30: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	, , , , , , , , , , , , , , , , , , ,		,	rese	rved	r		1 1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	-	0
	10	1	1	1	rved	10	1	1		ı Ü	1	CI		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1
i veset	0	0	0	0	0	0	0	0	,	0	1	I	U	0	0	I
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved	t	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv		
7:	0		CID3		RO		0xB1	GPIO	PrimeC	ell ID Re	egister[3	31:24]				
								Provid	les softv	vare a st	tandard	cross-pe	ripheral	identifi	cation sy	stem.

# 9 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris<sup>®</sup> General-Purpose Timer Module (GPTM) contains three GPTM blocks (Timer0, Timer1, and Timer 2). Each GPTM block provides two 16-bit timer/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions. The trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

**Note:** Timer2 is an internal timer and can only be used to generate internal interrupts or trigger ADC events.


The General-Purpose Timer Module is one timing resource available on the Stellaris<sup>®</sup> microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 33).

The following modes are supported:

- 32-bit Timer modes
  - Programmable one-shot timer
  - Programmable periodic timer
  - Real-Time Clock using 32.768-KHz input clock
  - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
  - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
  - Programmable one-shot timer
  - Programmable periodic timer
  - Software-controlled event stalling
- 16-bit Input Capture modes
  - Input edge count capture
  - Input edge time capture
- 16-bit PWM mode
  - Simple PWM mode with software-programmable output inversion of the PWM signal

## 9.1 Block Diagram





## 9.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 174), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 175), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 177). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

## 9.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTAILR) register (see page 188) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 189). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 192) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 193).

#### 9.2.2 32-Bit Timer Operating Modes

**Note:** Both the odd- and even-numbered CCP pins are used for 16-bit mode. Only the even-numbered CCP pins are used for 32-bit mode.

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 188
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 189
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 196
- GPTM TimerB (GPTMTBR) register [15:0], see page 197

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

## 9.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 175), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 179), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 184), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 186). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 182), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 185).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000.0000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

## 9.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is

loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 190) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

#### 9.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 174). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

#### 9.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TRSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 50-MHz clock with Tc=20 ns (clock period).

#### Table 9-1. 16-Bit Timer With Prescaler Configurations

Prescale	#Clock (T c) <sup>a</sup>	Max Time	Units
00000000	1	1.3107	mS
00000001	2	2.6214	mS
00000010	3	3.9321	mS
11111100	254	332.9229	mS
11111110	255	334.2336	mS
11111111	256	335.5443	mS

a. Tc is the clock period.

## 9.2.3.2 16-Bit Input Edge Count Mode


In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 9-2 on page 167 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.

#### 查询"LM3S608"供应商 Figure 9-2. 16-Bit Input Edge Count Mode Example



## 9.2.3.3 16-Bit Input Edge Time Mode

**Note:** The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.


When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 9-3 on page 168 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).

Figure 9-3. 16-Bit Input Edge Time Mode Example



#### 9.2.3.4 16-Bit PWM Mode


The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** (and **GPTMTnPR** if using a prescaler) and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 9-4 on page 169 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.

#### 查询"LM3S608"供应商 Figure 9-4. 16-Bit PWM Mode Example



## 9.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, and TIMER2 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

## 9.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
  - a. Write a value of 0x1 for One-Shot mode.
  - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 170. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

## 9.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

#### 9.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
  - a. Write a value of 0x1 for One-Shot mode.
  - **b.** Write a value of 0x2 for Periodic mode.
- 4. If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the TnTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TnTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 170. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

#### 9.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the TnEVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 171-step 9 on page 171.

#### 9.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the **GPTM Configuration (GPTMCFG)** register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the **GPTM Control (GPTMCTL)** register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TREN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

**Interrupt Clear (GPTMICR)** register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

#### 9.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR) register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
- 8. Set the TREN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

## 9.4 Register Map

Table 9-2 on page 172 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000

#### Table 9-2. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	174
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	175
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	177

Offset	Name	Туре	Reset	Description	See page
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	179
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	182
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	184
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	185
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	186
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	188
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	189
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	190
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	191
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	192
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	193
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	194
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	195
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	196
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	197

# 9.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

## Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

#### GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		г г 1		reserved	1	1						GPTMCFG	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Bit/F	ïeld		Name		Туре	I	Reset	Descr	iption							
31	:3		reserved		RO		0x00	comp	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
2:	0	G	PTMCF	G	R/W		0x0	GPTN	I Config	uration						
								The G	PTMCFG	values	are defir	ned as fo	llows:			
								Valu	ie Des	cription						

- 0x0 32-bit timer configuration.
- 0x1 32-bit real-time clock (RTC) counter configuration.
- 0x2 Reserved.
- 0x3 Reserved.
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

## Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

#### GPTM TimerA Mode (GPTMTAMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x004 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1					res	erved						TAAMS	TACMR	TA	MR
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	I	Reset	Descri	ption							
31:	4		reserved		RO		0x00	Softwa	are shoi	uld not re	ly on the	e value	of a rese	erved hit	To prov	ride
01.	-		100011000		no.		0,000			with future						
										oss a rea						
													•			
3			TAAMS		R/W		0	GPTM	I Timer/	Alterna	te Mode	Select				
								The T	AAMS Va	alues are	defined	as follo	ws:			
								Value	Descri	intion						
										•						
								0	Captu	re mode	is enabl	ea.				
								1	PWM	mode is	enabled					
									Note:					ust also d	clear the	TACMR
										bit ar	nd set th	e tamr	field to (	)x2.		
0			TAOMO				0	ODTN	<b>T</b> :	Orachar						
2			TACMR		R/W		0	GPTM	I I imer/	A Capture	e Mode					
								The T	ACMR Va	alues are	defined	as follo	WS:			
								Value	Descri	ption						
								0	Edae-	Count me	ode.					
									Ũ							
								1	⊨age-	Time mo	ae.					

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved.
				0x1 One-Shot Timer mode.
				0x2 Periodic Timer mode.
				0x3 Capture mode.
				The Timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register (16-or 32-bit).
				In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.

In 32-bit timer configuration, this register controls the mode and the contents of **GPTMTBMR** are ignored.

## Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

#### GPTM TimerB Mode (GPTMTBMR)

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1 1				1	rese	rved			1	1	1 1		'		
<b>Т</b> уре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[		1	1 1		r r	res	erved	1				1	TBAMS	TBCMR	TE	MR		
<b>І</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Fi	Bit/Field		Name Type Reset				Reset	Description										
31:4		reserved			RO		0x00	Software should not rely on the value of a reserved bit. To provide										
								compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
								prese	ved acr	oss a rea	ad-modi	fy-write	operatio	n.				
3		TBAMS			R/W		0	GPTM TimerB Alternate Mode Select										
								The T		lues are	definer	l as follo	M/C .					
								THC 1			ucinicc		w3.					
								Value	Descri	ption								
								0	Captu	e mode	is enabl	ed.						
								1	PWM	mode is	enabled							
									Note:	To er	nable PV	VM mod	e, you m	ust also d	clear the	TBCMR		
													field to					
2			TBCMR		R/W		0	GPTN	1 TimerE	Capture	e Mode							
								The T	BCMR Va	lues are	defined	l as follo	ws:					
								Value	Descri	ption								
								0	Edge-	Count m	ode.							
								1	U	Time mo								
									Lugo-									

Bit/Field	Name	Туре	Reset	Description					
1:0	TBMR	R/W	0x0	GPTM TimerB Mode					
				The TBMR values are defined as follows:					
				Value Description					
				0x0 Reserved.					
				0x1 One-Shot Timer mode.					
				0x2 Periodic Timer mode.					
				0x3 Capture mode.					
				The timer mode is based on the timer configuration defined by bits 2:0 in the <b>GPTMCFG</b> register.					
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.					

In 32-bit timer configuration, this register's contents are ignored and **GPTMTAMR** is used.

## **Register 4: GPTM Control (GPTMCTL), offset 0x00C**

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

#### GPTM Control (GPTMCTL)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x00C Type R/W, reset 0x0000.0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
						1 1	rese	rved					1	ı ı			
RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
reserved	TBPWML	TBOTE	reserved	TBEV	ENT	TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN	TAE	/ENT	TASTALL	TAEN		
RO 0	R/W	R/W	RO 0	R/W	R/W	R/W	R/W	RO 0	R/W	R/W	R/W	R/W	R/W	R/W	R/W 0		
Ū	0	Ū	Ŭ	Ū	Ū	0	0	Ŭ	0	Ŭ	0	0	Ū	0	0		
ield	Name			Type Reset			Descr	Description									
	Hamo						2000.	Description									
15	reserved			RO		0x00	Software should not rely on the value of a reserved bit. To provide										
							•			•							
						0											
•	TBPWML		R/W														
							The T	BPWML V	alues ar	e define	ed as follo	ows:					
							Value	e Descri	ption								
							0	Output	is unaff	ected.							
							1	Output	is inver	ted.							
3		твоте		R/W		0	GPTN	1 TimerB	Output	Trigger	Enable						
							The T	BOTE Va	lues are	defined	l as follov	NS:					
									•	0	•						
							1	The ou	itput Tim	erB trig	ger is en	abled.					
2	r	eserved		RO		0											
	RO 0 15 reserved	RO RO 0 15 14 reserved TBPWML RO R/W 0 ield 15 r	RO RO RO 0 0 0 15 14 13 reserved TBPWML TBOTE RO R/W R/W 0 0 0 ield Name 15 reserved 15 TBPWML 3 TBOTE	RO RO RO RO RO 0 0 0 0 0 15 14 13 12 reserved TBPWML TBOTE reserved RO R/W R/W RO 0 0 0 0 0 tield Name 15 reserved 15 TBPWML 3 TBOTE	RO     RO     RO     RO     RO     RO     O       15     14     13     12     11       reserved     TBPWML     TBOTE     reserved     TBEV       RO     R/W     R/W     RO     R/W       0     0     0     0     0       ield     Name     Type       15     reserved     RO       #     TBPWML     R/W       %     TBPWML     R/W	RO     RO     RO     RO     RO     RO     RO     RO       15     14     13     12     11     10       reserved     TBPWML     TBOTE     reserved     TBEVENT       RO     RW     R/W     RO     R/W     R/W       0     0     0     0     0     0       ield     Name     Type       15     reserved     RO       ield     Name     Type       15     reserved     RO       8     TBPWML     R/W	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""><td>RO       RO       <th< td=""></th<></td></th<></td></th<>	RO       RO <th< td=""><td>RO       RO       <th< td=""></th<></td></th<>	RO       RO <th< td=""></th<>		

Bit/Field	Name	Туре	Reset	Description
11:10	TBEVENT	R/W	0x0	GPTM TimerB Event Mode
				The TBEVENT values are defined as follows:
				Value Description
				0x0 Positive edge.
				0x1 Negative edge.
				0x2 Reserved
				0x3 Both edges.
9	TBSTALL	R/W	0	GPTM TimerB Stall Enable
				The TBSTALL values are defined as follows:
				Value Description
				0 TimerB stalling is disabled.
				1 TimerB stalling is enabled.
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable
				The TAOTE values are defined as follows:
				Value Description
				0 The output TimerA trigger is disabled.
				1 The output TimerA trigger is enabled.

Bit/Field	Name	Туре	Reset	Description
4	RTCEN	R/W	0	GPTM RTC Enable
				The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge.
				0x1 Negative edge.
				0x2 Reserved
				0x3 Both edges.
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.
0	TAEN	R/W	0	GPTM TimerA Enable
				The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture logic is enabled based on the <b>GPTMCFG</b> register.

### Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

### GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x018 Type R/W, reset 0x0000.0000

Type 10 Vi	, 10301 0	.0000.00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						•	•	rese	rved	•				•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			CBEIM	CBMIM	TBTOIM			rved		RTCIM	CAEIM	CAMIM	ΤΑΤΟΙΜ
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	11		reserved		RO		0x00	Softwa	are shou	uld not re	elv on th	e value	of a rese	erved bit	. To prov	ride
								compa	atibility v	vith futur	e produ	cts, the	value of operatio	a reserv		
1(	)		CBEIM		R/W		0	GPTM	I Captur	eB Even	it Interru	pt Mask	(			
									•	lues are						
								inc c				1010	ws.			
								Value	Descri	ption						
								0	Interru	pt is disa	abled.					
								1	Interru	pt is ena	bled.					
9			CBMIM		R/W		0	GPTM	I Captur	eB Matc	h Interru	ipt Masł	¢			
								The C	BMIM Va	lues are	defined	as follo	WS:			
								Value	Descri	ption						
								0	Interru	pt is disa	abled.					
								1	Interru	pt is ena	bled.					
0			TOTOM				0	CDTM	Timor	Time	ut lator	unt Maa	Le			
8			TBTOIM		R/W		0			3 Time-O						
								The T	BTOIM	alues ar	e define	d as fol	lows:			
								Value	Descri	ption						
								0	Interru	pt is disa	abled.					
								1	Interru	pt is ena	bled.					
7:4	4		reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv		

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask
				The RTCIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
2	CAEIM	R/W	0	GPTM CaptureA Event Interrupt Mask
				The CAEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
1	CAMIM	R/W	0	GPTM CaptureA Match Interrupt Mask
				The CAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	GPTM TimerA Time-Out Interrupt Mask
				The TATOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.

### Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

### GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x01C Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	reser	ved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
ricout	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	10		reserved	12		CBERIS	<b></b>	TBTORIS	,	resei	Ĩ	-	RTCRIS	CAERIS	CAMRIS	TATORIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	eld		Name		Туре	F	Reset	Descri	ption							
31:1	11	I	reserved		RO		0x00	compa	atibility v	uld not re vith future oss a rea	e produc	ts, the	value of	a reserv		
10	)		CBERIS		RO		0	GPTM	Captur	eB Even	t Raw Ir	terrupt				
			022.00				•		•	ptureB E		•	atus prio	or to mas	skina	
0					DO		0								,	
9			CBMRIS		RO		0		•	eB Matc				4	- 1	
								I his is	the Ca	ptureB N	latch int	errupt s	tatus prie	or to ma	sking.	
8		٦	FBTORIS		RO		0	GPTM	TimerE	3 Time-O	ut Raw I	nterrup	t			
								This is	the Tin	nerB time	e-out inte	errupt si	atus prio	or to mas	sking.	
7:4	1	I	reserved		RO		0x0	compa	atibility v	uld not re vith future oss a rea	e produc	ts, the	value of	a reserv	•	
3			RTCRIS		RO		0	GPTM	RTC R	aw Interi	upt					
								This is	the RT	C Event	interrup	t status	prior to r	nasking		
2			CAERIS		RO		0	GPTM	Captur	eA Even	t Raw Ir	terrupt				
-			0/12/110				0		•	ptureA E		•	atus prio	or to mas	skina	
					DO		0			•		·			,	
1			CAMRIS		RO		0		•	eA Matcl		•				
								I NIS IS	the Ca	ptureA N	iaton int	errupt s	tatus prie	or to ma	sking.	
0		٦	TATORIS		RO		0	GPTM	TimerA	Time-O	ut Raw I	nterrup	t			
								This th	ne Time	rA time-o	ut interr	upt stat	us prior f	to maski	ng.	

### **Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020**

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

### GPTM Masked Interrupt Status (GPTMMIS)

Timer0 base: 0x4003.0000	
Timer1 base: 0x4003.1000	
Timer2 base: 0x4003.2000	
Offset 0x020	
Type RO, reset 0x0000.0000	

, ,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	reser	ved	1 1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset											-					
ſ	15	14	13	12	11	10 CBEMIS	9 CBMMIS	8 TBTOMIS	7	6	5	4	3 RTCMIS	2 CAEMIS	1 CAMMIS	0 TATOMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	F	Reset	Descri	ption							
31:	11	I	reserved		RO		0x00	Softwa	are shou	uld not re	ly on the	e value o	of a rese	rved bit.	To prov	ride
										vith futur					ed bit sh	ould be
								preser	veu aci	oss a rea	au-moun	y-write	operatio	11.		
10	)		CBEMIS		RO		0	GPTM	Captur	eB Even	t Maske	d Interru	upt			
								This is	the Ca	ptureB e	vent inte	errupt st	atus afte	r maskir	ng.	
9		(	CBMMIS		RO		0	GPTM	Captur	eB Matcl	h Maske	d Interr	upt			
								This is	the Ca	ptureB m	natch int	errupt s	tatus afte	er maski	ng.	
0		-					0								U	
8		I	BTOMIS		RO		0			3 Time-O			•			
								I his is	the lin	nerB time	e-out inte	errupt st	atus afte	er maski	ng.	
7:4	4	I	reserved		RO		0x0			uld not re					•	
								•		vith future oss a rea	•	-			ed bit sn	iouid be
3			RTCMIS		RO		0	CDTM		lasked In	torrupt					
5			KT CIVII3		κυ		0				•	ototuo	offerme	مارزم		
								THIS IS	Ine RI	C event	Interrupt	status	aiterma	sking.		
2			CAEMIS		RO		0	GPTM	Captur	eA Even	t Maske	d Interru	upt			
								This is	the Ca	ptureA e	vent inte	errupt st	atus afte	r maskir	ng.	
1		(	CAMMIS		RO		0	GPTM	Captur	eA Matc	h Maske	d Interr	upt			
								This is	the Ca	ptureA m	natch int	errupt s	tatus afte	er maski	ng.	
0		-			RO		0	CDTM	Timer/	Time O	ut Mack	od Intor	runt		-	
0		I	FATOMIS		кU		0			A Time-O			•			
								I his is	the lin	nerA time	e-out inte	errupt st	atus afte	er maski	ng.	

### Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

### GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x024 Type W1C, reset 0x0000.0000

Type W10	C, reset C	0x0000.0	000													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1	•	rese	rved			1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[		1	reserved			CBECINT	CBMCINT	TBTOCINT		1	rved	T .	RTCCINT	CAECINT	CAMCINT	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:	11		reserved		RO	1	0x00	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the	value of	a reserv		
10	)	(	CBECINT	-	W1C		0	GPTM	1 Captur	eB Even	it Interru	ipt Cleai	-			
								The C	BECINI	values	are defii	ned as fo	ollows:			
								Value	Descri	ption						
								0	The in	terrupt is	unaffe	cted.				
								1	The in	terrupt is	cleared	d.				
9		(	CBMCINT	F	W1C		0	GPTM	1 Captur	eB Matc	h Interri	upt Clea	r			
								The C	BMCINI	values	are defii	ned as fo	ollows:			
								Value	Descri	ption						
								0	The in	terrupt is	unaffe	cted.				
								1	The in	terrupt is	cleared	d.				
8		Т	BTOCIN	Т	W1C		0	GPTM	1 TimerE	8 Time-O	ut Inter	rupt Clea	ar			
								The T	BTOCIN	T values	are de	fined as	follows:			
								Value	Descri	ption						
								0	The in	terrupt is	unaffe	cted.				
								1	The in	terrupt is	cleared	d.				
7:4	4		reserved		RO		0x0	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the	value of	a reserv	•	

Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear
				The RTCCINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
2	CAECINT	W1C	0	GPTM CaptureA Event Interrupt Clear
				The CAECINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt
-			-	
				This is the CaptureA match interrupt status after masking.
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Raw Interrupt
				The TATOCINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				4 The intermentic classes

1 The interrupt is cleared.

### Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

GPTM TimerA Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x028

Offset 0x028 Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		г г		г г	TAIL	RH			1		1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ı ı ı	I		TAIL	_RL				1	I	I	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F 31:			Name TAILRH		Type R/W	0x (32-b 0x000	Reset (FFFF bit mode) 00 (16-bit	When	I TimerA configui	ed for 32	2-bit mo	egister H de via the	e GPTM		•	
						rr	node)				•	nt value	0			ona
									bit mode of <b>GPTN</b>	,	ld reads	as 0 an	d does r	ot have	an effec	t on the
15	:0		TAILRL		R/W	0×	FFFF	GPTN	1 TimerA	Interval	Load R	legister L	_ow			
												s, writing rrent valu				ter for

### Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, **GPTMTBILR** returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			r r		1	rese	rved			1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		I			1	тві	LRL		I	1		1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	16	reserved RO 0x000						compa	atibility w	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
15	:0		TBILRL		R/W	0	xFFFF	GPTM	1 TimerB	Interva	Load R	Register				
											•	ured as a		-		

When the GPTM is not configured as a 32-bit timer, a write to this fielupdates **GPTMTBILR**. In 32-bit mode, writes are ignored, and reads return the current value of **GPTMTBILR**.

### Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

### GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x030

Offset 0x030 Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1 1	TAN	IRH					I		
Type Reset	R/W 0	R/W 1	R/W 1	R/W 0	R/W	R/W 0	R/W 1	R/W 1	R/W	R/W 1	R/W 0	R/W 1	R/W	R/W 1	R/W 1	R/W 0
Resei																
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
					L			TAN					L			
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1						
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:1	16		TAMRH		R/W	0	ĸFFFF	GPTN	1 TimerA	Match I	Register	High				
						0x00	oit mode) 00 (16-bit node)	When GPTN	ICFG re	red for 3 gister, th determi	is value	is comp	ared to	,		
										, this fie ITBMAT		as 0 an	d does r	ot have	an effec	t on the
15:	0		TAMRL		R/W	0>	ĸFFFF	GPTN	1 TimerA	Match I	Register	Low				
								<b>GPTN</b>	ICFG re	red for 3 gister, th determi	is value	is comp	ared to	,		
									0	red for P e duty cy				•	GPTMT	AILR,
								GPTN numbe	ITAILŘ,	red for E determir je events ue.	nes how	many ec	lge ever	its are co	ounted. T	

### Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

### GPTM TimerB Match (GPTMTBMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x034 Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1 1		r r		1	rese	rved	1		1	1	1	1	r i
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			. <b>.</b>		•	TBN	MRL			•		1	1	'
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	16		reserved		RO	0	x0000	compa	atibility v	vith futur	e produ	e value icts, the ify-write	value of	a reserv	•	
15	:0		TBMRL		R/W	0	xFFFF	GPTM	1 TimerE	B Match I	Registe	r Low				
									•			ode, this he outpu		0	n <b>GPTM</b>	TBILR,
									•		•	unt mod	-		0	The total

GPTMTBILR, determines how many edge events are counted. The total number of edge events counted is equal to the value in GPTMTBILR minus this value.

## Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

### GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1					1	rese	rved								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1		rese	rved		1	1				TAF	' 'SR	I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO RO R/W R/W R/W R/W R/W R/W R									
Reset	0	0	0	0	0	0											
Bit/F	ield		Name		Туре	I	Reset	Descr	iption								
31:	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv	•		
7:	0		TAPSR		R/W		0x00	GPTM	1 TimerA	Presca	le						
									egister lo register.		value or	n a write.	A read	returns t	he curre	nt value	

Refer to Table 9-1 on page 166 for more details and an example.

### Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

### GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1					1	rese	rved						1		
Type Reset	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	
Reset	0	0	U	U	U	0	0	U	0	0	0	0	U	U	U	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		•		rese	rved		•	•				TBF	' 'SR	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO										
Reset	0	0	0	0	0	0											
Bit/F	ield																
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produ	cts, the v	alue of	a reserv	•		
7:	0		TBPSR		R/W		0x00	GPTM	1 TimerB	Presca	le						
									egister lo register		value or	n a write.	A read	returns t	he curre	nt value	

Refer to Table 9-1 on page 166 for more details and an example.

### Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x040 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	г т				1	rese	erved			1		1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resel															0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	erved		•	1				TAP	I SMR	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	8		reserved		RO		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	C		TAPSMR		R/W		0x00	GPTN	/I TimerA	Presca	le Match	ı				
								This v	value is u	ised alo	ngside G	ЭРТМТА	матсн	R to det	ect time	r match

This value is used alongside **GPTMTAMATCHR** to detect timer match events while using a prescaler.

### Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

### GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x044 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , ,		1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	15	1	1		i i erved	10	1	1					I SMR	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:(	0	-	TBPSMR	2	R/W		0x00		1 TimerΒ alue is ι				матсн	IR to det	tect time	r match

events while using a prescaler.

## Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

### GPTM TimerA (GPTMTAR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x048 Type RO, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	r i	· · · ·	ſ		т т	TA	I RH I		1 1		1	1	T	T
Type Reset	RO 0	RO 1	RO 1	RO 0	RO 1	RO 0	RO	RO 1	RO 1	RO 1	RO 0	RO 1	RO	RO 1	RO 1	RO 0
Reset		I	1		-		1	I	•	I		I	I	I	I	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•	· ·	I			TA	RL I				1 I	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO						
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ïeld		Name		Туре		Reset	Descr	iption							
31:	16		TARH		RO	0	xFFFF	GPTN	1 TimerA	Registe	er High					
						0x00	bit mode) )00 (16-bi node)	t If the			a 32-bit bit mode				ead. If ti	ne
15	:0		TARL		RO	0	xFFFF	GPTM	1 TimerA	Registe	er Low					
								A read			ent valu					0

A read returns the current value of the **GPTM TimerA Count Register**, except in Input Edge Count mode, when it returns the timestamp from the last edge event.

### Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

### GPTM TimerB (GPTMTBR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Offset 0x04C Type RO, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'			· ·		•	rese	erved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO 0	RO	RO	RO	RO	RO 0	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		1 I		1	ТВ	I IRL			I	1	I	1	·
Type Reset	RO 1	RO 1	RO	RO 1	RO 1	RO	RO 1	RO	RO	RO 1	RO	RO	RO 1	RO	RO	RO
Reset	I	I	I	I	1	I	I	I	I	I	I	I	I	I	I	I
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO	0	x0000	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	value of	a reserv	•	
15	:0		TBRL		RO	0:	ĸFFFF	GPTM	1 TimerB	5						
									d returns							•

A read returns the current value of the **GPTM TimerB Count Register**, except in Input Edge Count mode, when it returns the timestamp from the last edge event.

# 查询"LM3S608"供应商 10 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris<sup>®</sup> Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

# 10.1 Block Diagram





# 10.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the WDTLOAD register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

# **10.3** Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

# 10.4 Register Map

Table 10-1 on page 199 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	201
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	202
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	203
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	204
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	205
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	206
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	207
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	208

Table 10-1. Watchdog Timer Register Map

Offset	Name	Туре	Reset	Description	See page
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	209
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	210
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	211
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	212
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	213
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	214
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	215
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	216
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	217
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	218
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	219
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	220

# 10.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

# Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.

### Watchdog Load (WDTLOAD) Base 0x4000.0000 Offset 0x000 Type R/W, reset 0xFFFF.FFF 31 30 29 28 27 26 25 24 23 22 21 20 19 17 16 18 WDTLoad R/W R/W R/W R/W Туре R/W Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 15 10 9 8 7 6 2 0 14 13 12 11 5 3 1 4 WDTLoad Туре R/W Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Bit/Field Name Reset Description Туре 31:0 WDTLoad R/W 0xFFFF.FFFF Watchdog Load Value

# Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.

### Watchdog Value (WDTVALUE)

Base 0x4000.0000 Offset 0x004 Type RO, reset 0xFFF.FFFF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	г г		г г	WDT	Value			1				
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1							
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	r r		r r	WDT	Value	r	r	1	1	r		
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1							
Bit/Fi	ield		Name		Туре	F	Reset	Desci	ription							
31:	0	v	VDTValu	е	RO	0xFF	FF.FFF	Watch	ndog Val	ue						
								Current value of the 32-bit down counter.								

# Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.

When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Watchd Base 0x4	-	ntrol (W	DTCTL	.)												
Offset 0x	800	0 0x0000.000	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•					rese	erved				•	· ·	I	RESEN	INTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
Bit/Field         Name         Type         Reset         Description           31:2         reserved         RO         0x00         Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.																
1			RESEN		R/W		0		idog Res ESEN va			l as follo	WS:			
								Value	Descrip	otion						
								0	Disable	ed.						
								1	Enable	the Wa	tchdog i	module r	reset out	put.		
0	1		INTEN		R/W		0	Watch	idog Inte	rrupt En	able					
								The I	nten va	lues are	defined	l as follo	WS:			
								Value	Descrip	otion						
								0		ot event I by a ha			this bit is	set, it o	can only	be
								1	Interru	ot event	enabled	d. Once	enabled,	all writ	es are ig	nored.

### Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.

### Watchdog Interrupt Clear (WDTICR)

Base 0x4 Offset 0x0 Type WO	00C	)	·													
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	I			I	WDT	IntClr	I	1	1				
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	1			1	WDT	IntClr	1	1	1				'
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:0	v	VDTIntC	lr	WO		-	Watch	ndog Inte	errupt Cl	ear					

### Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

### Watchdog Raw Interrupt Status (WDTRIS)

Base 0x4000.0000 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	r r 1		1	rese	rved	1 1		1		Í	1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	г <u>г</u>		1	reserved		1 1		1		1	1	WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31:	:1		reserved	1	RO		0x00	compa	atibility v	with futur	e produ	ne value o icts, the v lify-write o	alue of	a reserv		
0	1		WDTRIS	6	RO		0	Watch	dog Ra	w Interru	pt Statu	JS				
								Gives	the raw	interrup	t state (	prior to n	nasking	) of <b>WD</b>	TINTR.	

### Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

### Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'					1	rese	rved					•		•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	10	1	1	12		10	1	reserved	, ,					1	· · ·	WDTMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:1		reserved		RO		0x00	compa	atibility v	vith futur	e produ		alue of		•	vide nould be
0	1	,	WDTMIS		RO		0	Watch	idog Ma	sked Int	errupt St	tatus				
								Gives	the mas	sked inte	errupt sta	ate (after	maskin	g) of the	WDTIN	ITR

interrupt.

### Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

### Watchdog Test (WDTTEST)

Base 0x4000.0000 Offset 0x418 Type R/W, reset 0x0000.0000

	.,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	•	· · ·	1		1	rese	rved	1	1	1	1 1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	I	reserved	1		1	STALL		I	1	rese	rved	1	1	I
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31			Name reserved	l	Type RO		Reset 0x00	compa	are sho atibility	with futu	ire produ	ne value ucts, the v lify-write	value o	f a reserv	•	
8	5		STALL		R/W		0	Watch	idog St	tall Enab	le					
								debug	ger, th	e watchd	log time	<sup>®</sup> microco r stops co ner resum	ounting.	Once th		
7:	0		reserved		RO		0x00	compa	atibility	with futu	ire produ	ne value ucts, the lify-write	value o	f a reserv	•	

## Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

Watchd Base 0x4 Offset 0x0 Type R/W	000.0000 C00	)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, , ,		r r		T	WDT	Lock			1	r 1	1	1	$\Box$
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			· ·		1	WDT	Lock			1	1	1	1	1
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
									•							
31	31:0 WDTLock R/W 0x00							Watch	ndog Loc	k						
								write a	e of the v access. / egister up	A write c					0 0	

A read of this register returns the following values:

Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

### Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

### Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	erved					•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved				<b>I</b> Pl	D4	1	1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:0	0		PID4		RO		0x00	WDT	Periphe	al ID Re	gister[7	:0]				


# Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

### Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000

Offset 0xFD4 Type RO, reset 0x0000.0000



### Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

### Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000

Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved			1			1	1
Туре	RO	RO	RO	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO
Reset	0	0	0	U	U	0	0	0	U	0	0	0	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	vpe RO														1	·
Туре	RO	RO	RO			RO			RO	RO	RO	RO			RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	Reset 0 0 0 Bit/Field Name				Туре		Reset	Descr	iption							
31:	31:8 reserved						0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:0 PID6				RO		0x00	WDT	Peripher	al ID Re	gister[2	3:16]					


# Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

### Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000

Offset 0xFDC Type RO, reset 0x0000.0000



### Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

### Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000

Offset 0xFE0 Type RO, reset 0x0000.0005

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1		, , ,		1	rese	rved	1		1	1		1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved			•		I		PI	D0		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	31:8 reserved				RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	value of	a reserv	•	
7:0	0		PID0		RO		0x05	Watch	ndog Per	ripheral I	D Regis	ter[7:0]				

# Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

### Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000

Offset 0xFE4 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				•	rese	rved	l		1	1	J	J	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	0	0	0	U	0	U	0	U	0	U	U	U	0	U	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												PI	D1	1	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	ride Iould be
7:	0		PID1		RO		0x18	Watch	ndog Per	ripheral l	D Regis	ter[15:8]	]			

### Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

### Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000

Offset 0xFE8 Type RO, reset 0x0000.0018

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved I		1	1	1 1	1	J	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		•	•				PI	I D2 I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	31:8 reserved				RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:0	0		PID2		RO		0x18	Watch	ndog Per	ipheral I	D Regis	ter[23:1	6]			

### Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

### Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000

Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, i		1	rese	erved	l	1	1	1	l	J	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	U	0	0	0	0	0	0	0	0	0	U	U	0	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
														1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8	I	reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the	value of	a reserv	•	ride Iould be
7:	0		PID3		RO		0x01	Watch	ndog Pei	ripheral I	ID Regis	ter[31:2	4]			

### Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	erved					•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
												CI	D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
					. ) [											
31:8 reserved				RO		0x00	compa	are shou atibility v rved acr	ith futur	e produ	cts, the v	alue of	a reserv	•		
7:	0		CID0		RO		0x0D	Watch	ndog Prir	neCell II	D Regist	ter[7:0]				

## Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, , ,		1	rese	rved		1	1		r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	erved		1	•		ſ	1	CI	D1	I	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Reset 0 0 0 0				Туре		Reset	Descr	iption								
31:8 reserved RO						0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•		
7:0			CID1		RO		0xF0	Watch	ndog Prir	neCell I	D Regis	ter[15:8]				

### Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

#### Watchdog PrimeCell Identification 2 (WDTPCelIID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•	•			1	rese	erved	1			1	•	•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1			I	I	CI	I D2 I	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	31:8 reserved			I	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	vide nould be
7:0	0		CID2		RO		0x05	Watch	ndog Prii	meCell I	D Regis	ter[23:16	6]			

## Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3 ), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved		1	1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	T			1	CI	D3	ſ	T	r
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:8 reserved			1	RO		0x00	compa	atibility v	ith futur/	e produ	e value o cts, the v ify-write o	alue of	a reserv	•		
7:	0		CID3		RO		0xB1	Watch	ndog Prir	neCell I	D Regis	ter[31:24	1]			

# <u>查询"LM3S608"供应商</u> 11 Analog-to-Digital Converter (ADC)


An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The Stellaris<sup>®</sup> ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. The ADC module contains a programmable sequencer which allows for the sampling of multiple analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

The Stellaris<sup>®</sup> ADC provides the following features:

- Eight analog input channels
- Single-ended and differential-input configurations
- Internal temperature sensor
- Sample rate of 500 thousand samples/second
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
  - Controller (software)
  - Timers
  - Analog Comparators
  - GPIO
- Hardware averaging of up to 64 samples for improved accuracy

# 11.1 Block Diagram



#### Figure 11-1. ADC Module Block Diagram

# 11.2 Functional Description

The Stellaris<sup>®</sup> ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approach found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the controller. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence.

#### 11.2.1 Sample Sequencers

The sampling control and data capture is handled by the Sample Sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 11-1 on page 222 shows the maximum number of samples that each Sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

For a given sample sequence, each sample is defined by two 4-bit nibbles in the ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn) and ADC Sample Sequence Control (ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn nibbles select the input pin, while the ADCSSCTLn nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample Sequencers are enabled by setting the respective ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register, but can be configured before being enabled.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the **ADCSSCTLn** register, the Interrupt Enable (IE) bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the ADC Sample Sequence Result FIFO (ADCSSFIFOn) registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the ADC Sample Sequence FIFO Status (ADCSSFSTATn) registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the ADCOSTAT and ADCUSTAT registers.

#### 11.2.2 Module Control

Outside of the Sample Sequencers, the remainder of the control logic is responsible for tasks such as interrupt generation, sequence prioritization, and trigger configuration.

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured automatically by hardware when the system XTAL is selected. The automatic clock divider configuration targets 16.667 MHz operation for all Stellaris<sup>®</sup> devices.

#### 11.2.2.1 Interrupts

The Sample Sequencers dictate the events that cause interrupts, but they don't have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signal is controlled by the state of the MASK bits in the **ADC Interrupt Mask (ADCIM)** register. Interrupt status can be viewed at two locations: the **ADC Raw Interrupt Status (ADCRIS)** register, which shows the raw status of a Sample Sequencer's interrupt signal, and the **ADC Interrupt Status and Clear (ADCISC)** register, which shows the logical AND of the **ADCRIS** register's INR bit and the **ADCIM** register's MASK bits. Interrupts are cleared by writing a 1 to the corresponding IN bit in **ADCISC**.

#### 11.2.2.2 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active Sample Sequencer units with the same priority do not provide consistent results, so software must ensure that all active Sample Sequencer units have a unique priority value.

#### 11.2.2.3 Sampling Events

Sample triggering for each Sample Sequencer is defined in the **ADC Event Multiplexer Select** (ADCEMUX) register. The external peripheral triggering sources vary by Stellaris<sup>®</sup> family member,

but all devices share the "Controller" and "Always" triggers. Software can initiate sampling by setting the CH bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register.

When using the "Always" trigger, care must be taken. If a sequence's priority is too high, it is possible to starve other lower priority sequences.

#### 11.2.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 239). There is a single averaging circuit and all input channels receive the same amount of averaging whether they are single-ended or differential.

#### 11.2.4 Analog-to-Digital Converter

The converter itself generates a 10-bit output value for selected analog input. Special analog pads are used to minimize the distortion on the input.

#### 11.2.5 Test Modes

There is a user-available test mode that allows for loopback operation within the digital portion of the ADC module. This can be useful for debugging software without having to provide actual analog stimulus. This mode is available through the **ADC Test Mode Loopback (ADCTMLB)** register (see page 252).


#### 11.2.6 Internal Temperature Sensor

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal SENSO is given by the following equation:

SENSO = 2.7 - ((T + 55) / 75)

This relation is shown in Figure 11-2 on page 225.

#### 查询"LM3S608"供应商 Figure 11-2. Internal Temperature Sensor Characteristic



# 11.3 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and using a supported crystal frequency (see the **RCC** register). Using unsupported frequencies can cause faulty operation in the ADC module.

### 11.3.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps. The main steps include enabling the clock to the ADC and reconfiguring the Sample Sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x0001.0000 to the RCGC1 register (see page 92).
- If required by the application, reconfigure the Sample Sequencer priorities in the ADCSSPRI register. The default configuration has Sample Sequencer 0 with the highest priority, and Sample Sequencer 3 as the lowest priority.

#### 11.3.2 Sample Sequencer Configuration

Configuration of the Sample Sequencers is slightly more complex than the module initialization since each sample sequence is completely programmable.

The configuration for each Sample Sequencer should be as follows:

- Ensure that the Sample Sequencer is disabled by writing a 0 to the corresponding ASEN bit in the ADCACTSS register. Programming of the Sample Sequencers is allowed without having them enabled. Disabling the Sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the Sample Sequencer in the **ADCEMUX** register.
- 3. For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** register.

- 4. For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the **ADCSSCTLn** register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, write a 1 to the corresponding MASK bit in the **ADCIM** register.
- 6. Enable the Sample Sequencer logic by writing a 1 to the corresponding ASEN bit in the **ADCACTSS** register.

## 11.4 Register Map

Table 11-2 on page 226 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to the ADC base address of 0x4003.8000.

Offset	Name	Туре	Reset	Description	See page
0x000	ADCACTSS	R/W	0x0000.0000	ADC Active Sample Sequencer	228
0x004	ADCRIS	RO	0x0000.0000	ADC Raw Interrupt Status	229
0x008	ADCIM	R/W	0x0000.0000	ADC Interrupt Mask	230
0x00C	ADCISC	R/W1C	0x0000.0000	ADC Interrupt Status and Clear	231
0x010	ADCOSTAT	R/W1C	0x0000.0000	ADC Overflow Status	232
0x014	ADCEMUX	R/W	0x0000.0000	ADC Event Multiplexer Select	233
0x018	ADCUSTAT	R/W1C	0x0000.0000	ADC Underflow Status	236
0x020	ADCSSPRI	R/W	0x0000.3210	ADC Sample Sequencer Priority	237
0x028	ADCPSSI	WO	-	ADC Processor Sample Sequence Initiate	238
0x030	ADCSAC	R/W	0x0000.0000	ADC Sample Averaging Control	239
0x040	ADCSSMUX0	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 0	240
0x044	ADCSSCTL0	R/W	0x0000.0000	ADC Sample Sequence Control 0	242
0x048	ADCSSFIF00	RO	0x0000.0000	ADC Sample Sequence Result FIFO 0	245
0x04C	ADCSSFSTAT0	RO	0x0000.0100	ADC Sample Sequence FIFO 0 Status	246
0x060	ADCSSMUX1	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 1	247
0x064	ADCSSCTL1	R/W	0x0000.0000	ADC Sample Sequence Control 1	248
0x068	ADCSSFIF01	RO	0x0000.0000	ADC Sample Sequence Result FIFO 1	245
0x06C	ADCSSFSTAT1	RO	0x0000.0100	ADC Sample Sequence FIFO 1 Status	246
0x080	ADCSSMUX2	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 2	247
0x084	ADCSSCTL2	R/W	0x0000.0000	ADC Sample Sequence Control 2	248
0x088	ADCSSFIF02	RO	0x0000.0000	ADC Sample Sequence Result FIFO 2	245
0x08C	ADCSSFSTAT2	RO	0x0000.0100	ADC Sample Sequence FIFO 2 Status	246
0x0A0	ADCSSMUX3	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 3	250

#### Table 11-2. ADC Register Map

Offset	Name	Туре	Reset	Description	See page
0x0A4	ADCSSCTL3	R/W	0x0000.0002	ADC Sample Sequence Control 3	251
0x0A8	ADCSSFIFO3	RO	0x0000.0000	ADC Sample Sequence Result FIFO 3	245
0x0AC	ADCSSFSTAT3	RO	0x0000.0100	ADC Sample Sequence FIFO 3 Status	246
0x100	ADCTMLB	R/W	0x0000.0000	ADC Test Mode Loopback	252

# 11.5 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.

#### Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the Sample Sequencers. Each Sample Sequencer can be enabled/disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

Base 0x4003.8000 Offset 0x000 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved					1	l	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1					res	erved	1		1	1	1	ASEN3	ASEN2	ASEN1	ASEN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	4		reserved		RO		0x00	Softwa	are shou	uld not re	ely on th	e value	of a rese	erved bit	. To prov	vide
															ed bit sh	ould be
		compatibility with future products, the value of a reserve preserved across a read-modify-write operation.														
3			ASEN3		R/W		0	ADC S	SS3 Ena	ble						
								Specif	fies whe	ther Sar	nple Se	uencer	3 is ena	bled. If s	set. the s	ample
								seque	nce log		•	•	ive. Othe		-	•
								inactiv	/e.							
2			ASEN2		R/W		0	ADC S	SS2 Ena	ble						
								Specif	fies whe	ther Sar	nole Se	nuencer	2 is ena	bled If s	set the s	ample
													ive. Othe			
								inactiv	/e.							
1			ASEN1		R/W		0	ADC S	SS1 Ena	able						
								Specif	fies whe	ther Sar	nple Se	uencer	1 is ena	bled. If s	set. the s	ample
								seque	nce logi		•	•	ive. Othe		-	•
								inactiv	/e.							
0			ASEN0		R/W		0	ADC S	SS0 Ena	able						
								Specif	fies whe	ther Sar	nple Se	quencer	0 is ena	bled. If s	set, the s	ample
													ive. Othe			

inactive.

## Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each Sample Sequencer. These bits may be polled by software to look for interrupt conditions without having to generate controller interrupts.

#### ADC Raw Interrupt Status (ADCRIS)

Base 0x4003.8000 Offset 0x004 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved			1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	erved						INR3	INR2	INR1	INR0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	U	U	0	0	0	U	U	0	U	0	0	U	U	U	0	0
			N		<b>T</b>		<b>D</b> 4	Deres								
Bit/Fi	leia		Name		Туре		Reset	Descr	iption							
31:	4	I	reserved		RO		0x00	Softw	are sho	uld not re	ely on th	e value o	of a rese	erved bit	To prov	ride
								•		vith futur	•	-			ed bit sh	ould be
								prese	rved acr	oss a rea	ad-modi	ty-write	operatio	n.		
3			INR3		RO		0	SS3 F	Raw Inte	rrupt Sta	atus					
								Set by	/ hardwa	are when	a samp	le with it	s respec	tive AD	CSSCTL	<b>3</b> IE bit
									•	d conver	sion. Th	is bit is o	cleared l	oy writing	g a 1 to t	the
								ADCI	SC IN3	bit.						
2			INR2		RO		0	SS2 F	Raw Inte	rrupt Sta	atus					
								Set h	/ hardwa	are when	a samn	le with it	s resner	tive <b>AD(</b>	SSCTI	<b>2</b> TE hit
										d conver						
								ADCI	SC IN2	bit.				-	-	
1			INR1		RO		0	SS1 F	?aw Inte	rrupt Sta	atus					
					NO		U			•		1				4 h 14
								,		are when d conver	•		•			
									SC IN1					-,		
~							0	000	0000 104-	munt Ct-						
0			INR0		RO		0			rrupt Sta						
								,		are when	•		•			
								nas co	Junhiete	d conver	5000. IN	IS DILIS (	Jeared I	Jy writing	yailoi	uie

has completed conversion. This bit is cleared by writing a 1 to the **ADCISC** IN0 bit.

### Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the Sample Sequencer raw interrupt signals are promoted to controller interrupts. The raw interrupt signal for each Sample Sequencer can be masked independently.

#### ADC Interrupt Mask (ADCIM)

Base 0x4003.8000 Offset 0x008 Type R/W, reset 0x0000.0000

туре к/м	v, reset u	10000.00	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'	т т					rese	rved	1				1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						res	erved		1	-	-	-	MASK3	MASK2	MASK1	MASK0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:4		reserved		RO		0x00	compa	atibility v	uld not re with futur oss a rea	e produ	cts, the	value of	a reserv		
3	3		MASK3		R/W		0	SS3 li	nterrupt	Mask						
								(ADC	<b>RIS</b> regi w interru	ether the ister INR upt signa	3 bit) is	promote	ed to a c	ontroller	interrup	t. If set,
2	2		MASK2		R/W		0	SS2 li	nterrupt	Mask						
								(ADC	<b>RIS</b> regi w interru	ether the ister INR upt signa	2 bit) is	promote	ed to a c	ontroller	interrup	t. If set,
1			MASK1		R/W		0	SS1 li	nterrupt	Mask						
								(ADC	<b>RIS</b> regi w interru	ether the ister INR upt signa	1 bit) is	promote	ed to a c	ontroller	interrup	t. If set,
0	)		MASK0		R/W		0	SS0 li	nterrupt	Mask						
								(ADC	<b>RIS</b> regi w interru	ther the ster INR upt signa	0 bit) is	promote	ed to a c	ontroller	interrup	t. If set,

it is not.

#### Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing interrupt conditions, and shows the status of controller interrupts generated by the Sample Sequencers. When read, each bit field is the logical AND of the respective INR and MASK bits. Interrupts are cleared by writing a 1 to the corresponding bit position. If software is polling the ADCRIS instead of generating interrupts, the INR bits are still cleared via the ADCISC register, even if the IN bit is not set.

ADC Interrupt Status and Clear (ADCISC)

Base 0x4003.8000 Offset 0x00C Type R/W1C, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· ·		1	rese	rved	1		1	1		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						res	served						IN3	IN2	IN1	IN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:4	I	reserved	l	RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the	value of	a reserv	•	
													oporado			
3			IN3		R/W10	;	0	SS3 li	nterrupt	Status a	nd Clea	r				
	3 IN3							provid	ling a lev	by hardv /el-baseo clears th	d interru	pt to the				
2			IN2		R/W10	;	0	SS2 li	nterrupt	Status a	nd Clea	r				
		IN2						provid	ling a lev	by hardv /el basec clears th	d interru	pt to the				-
1			IN1		R/W10	)	0	SS1 li	nterrupt	Status a	nd Clea	r				
								provid	ling a lev	by hardv /el basec clears th	d interru	pt to the				-
0			IN0		R/W10	)	0	SS0 li	nterrupt	Status a	nd Clea	r				
								provid	ling a lev	by hardv /el basec clears th	d interru	pt to the				-

### Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010

This register indicates overflow conditions in the Sample Sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

#### ADC Overflow Status (ADCOSTAT)

Base 0x4003.8000 Offset 0x010 Type R/W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					г г		1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
I	15	14	13	12	11	10	9 I erved	8	7	6	5	4	3 0V3	2 0V2	1 0V1	0 0V0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	4	r	reserved		RO		0x00		are shou atibility w							
									rved acro							
3			OV3		R/W1C		0	SS3 F	IFO Ove	erflow						
This bit specifies that th overflow condition when When an overflow is det bit is set by hardware to bit is cleared by writing 2 OV2 R/W1C 0 SS2 FIFO Overflow								ere the F etected, f to indicat	IFO is f the mos	ull and a trecent	write wa	as reque Iropped a	ested. and this			
2			OV2		R/W1C		0	SS2 F	IFO Ove	erflow						
								overflo When bit is s	it specifi ow condi an overf set by ha cleared b	tion whe low is de rdware t	ere the F etected, f to indicat	IFO is f the mos	ull and a trecent	write wa	as reque Iropped a	ested. and this
1			OV1		R/W1C		0	SS1 F	IFO Ove	erflow						
1 OV1 R/W1C 0 SS1 FIFO Overflow This bit specifies that the F overflow condition where th When an overflow is detect bit is set by hardware to ind bit is cleared by writing a 1							ere the F etected, f to indicat	IFO is f the mos	ull and a trecent	write wa	as reque Iropped a	ested. and this				
0			OV0		R/W1C		0	SS0 F	IFO Ove	erflow						
								overflo When bit is s	it specifi ow condi an overf set by ha cleared b	tion whe low is de rdware t	ere the F etected, f to indicat	IFO is f the mos	ull and a trecent	write wa	as reque Iropped a	ested. and this

### Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each Sample Sequencer. Each Sample Sequencer can be configured with a unique trigger source.

#### ADC Event Multiplexer Select (ADCEMUX)

Base 0x4003.8000 Offset 0x014 Type R/W, reset 0x0000.0000

уре к/м	, reset of	0000.00	00													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1	reserv	/ed	1				1	1	1
<b>І</b> Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		E	M3	1		E	M2	'		E	<b>M</b> 1			E	MO	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descrip	otion							
31:16 reserved RO 0x00 Software s compatibil preserved					tibility v	with futur	e produ	cts, the v	value of	a reserv						
15:'	12		EM3		R/W		0x00	SS3 Tr	igger S	Select						
								This fie	ld sele	ects the ti	rigger so	ource for	Sample	Sequer	ncer 3.	
								The va	lid con	figuratior	ns for thi	s field a	re:			
								Value	Eve	ent						
								0x0	Cor	ntroller (c	lefault)					
								0x1	Ana	alog Com	parator	0				
								0x2		served						
								0x3	Res	served						
								0x4	Exte	ernal (GF	PIO PB4	)				
								0x5	Tim	er						
								0x6	Res	served						
								0x7	Res	served						
								0x8	Res	served						
								0x9-0x	E rese	erved						
								0xF	Alw	ays (con	tinuousl	y sample	e)			

Bit/Field	Name	Туре	Reset	Description
11:8	EM2	R/W	0x00	SS2 Trigger Select
				This field selects the trigger source for Sample Sequencer 2.
				The valid configurations for this field are:
				Value Event
				0x0 Controller (default)
				0x1 Analog Comparator 0
				0x2 Reserved
				0x2 Reserved
				0x4 External (GPIO PB4)
				0x5 Timer
				0x6 Reserved
				0x7 Reserved
				0x8 Reserved
				0x9-0xE reserved
				0xF Always (continuously sample)
7:4	EM1	R/W	0x00	SS1 Trigger Select
				This field selects the trigger source for Sample Sequencer 1.
				The valid configurations for this field are:
				Value Event
				0x0 Controller (default)
				0x1 Analog Comparator 0
				0x2 Reserved
				0x3 Reserved
				0x4 External (GPIO PB4)
				0x5 Timer
				0x6 Reserved
				0x7 Reserved
				0x8 Reserved
				0x9-0xE reserved
				0xF Always (continuously sample)

Bit/Field	Name	Туре	Reset	Description
3:0	EM0	R/W	0x00	SS0 Trigger Select
				This field selects the trigger source for Sample Sequencer 0.
				The valid configurations for this field are:
				Value Event
				0x0 Controller (default)
				0x1 Analog Comparator 0
				0x2 Reserved
				0x3 Reserved
				0x4 External (GPIO PB4)
				0x5 Timer
				0x6 Reserved
				0x7 Reserved
				0x8 Reserved
				0x9-0xE reserved
				0xF Always (continuously sample)

#### Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the Sample Sequencer FIFOs. The corresponding underflow condition can be cleared by writing a 1 to the relevant bit position.

#### ADC Underflow Status (ADCUSTAT)

Base 0x4003.8000 Offset 0x018 Type R/W1C, reset 0x0000.0000

Type R/W	V1C, rese	t 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		1 1		г г		1	rese	rved	1	1	r		1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					, , ,	res	served	•		•	•	•	UV3	UV2	UV1	UV0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	31:4 reserved RO 0				0x00	compa	atibility	uld not re with futur ross a re	e produ	cts, the	value of	a reserv				
3	6		UV3		R/W10	;	0	SS3 F	FIFO Un	derflow						
3 UV3 R/W1C 0 SS3 FIFO Underflow This bit specifies that the FIFO underflow condition where the F The problematic read does not returned. This bit is cleared by						FIFO is e t move t	empty ar he FIFO	id a read	was rec	uested.						
2	2		UV2		R/W10	;	0	SS2 F	IFO Un	derflow						
								under The p	flow cor roblema	fies that f ndition wh atic read s bit is cle	nere the does no	FIFO is e t move t	empty ar he FIFO	id a read	was rec	uested.
1			UV1		R/W10	;	0	SS1 F	FIFO Un	derflow						
								under The p	flow cor roblema	fies that f ndition wh atic read s bit is cle	nere the does no	FIFO is e t move t	empty ar he FIFO	id a read	was rec	uested.
0	)		UV0		R/W1C	;	0	SS0 F	IFO Un	derflow						
								under	flow cor	fies that t idition wh atic read	nere the	FIFO is e	empty ar	id a read	was rec	uested.

returned. This bit is cleared by writing a 1.

### Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the Sample Sequencers. Out of reset, Sequencer 0 has the highest priority, and sample sequence 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority or the ADC behavior is inconsistent.

#### ADC Sample Sequencer Priority (ADCSSPRI)

Base 0x4003.8000 Offset 0x020 Type R/W, reset 0x0000.3210

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•						rese	rved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	erved	SS	63	reser	ved	s	1 S2	rese	rved	S	51	rese	rved	S	50
Type Reset	RO 0	RO 0	R/W 1	R/W 1	RO 0	RO 0	R/W 1	R/W 0	RO 0	RO 0	R/W 0	R/W 1	RO 0	RO 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	14	I	reserved		RO		0x00	comp	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv	•	
13:	12		SS3		R/W		0x3	SS3 F	Priority							
								The SS3 field contains a binary-encoded value that specifies the priority encoding of Sample Sequencer 3. A priority encoding of 0 is highest and 3 is lowest. The priorities assigned to the Sequencers must be uniquely mapped. ADC behavior is not consistent if two or more fields are equal. Software should not rely on the value of a reserved bit. To provide								
11:1	10	ı	reserved		RO		0x0	comp	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv	•	
9:8	8		SS2		R/W		0x2	SS2 F	Priority							
										contains ample S			d value	that spe	cifies the	e priority
7:0	6	I	reserved		RO		0x0	comp	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv	•	
5:4	4		SS1		R/W		0x1	SS1 Priority								
								The SS1 field contains a binary-encoded value that specifies the prior encoding of Sample Sequencer 1.							e priority	
3::	2	I	reserved		RO		0x0	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.								
1:0	0		SS0		R/W		0x0	SS0 F	Priority							
										contains ample S			d value	that spe	cifies the	e priority

#### Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the Sample Sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

ADC Processor Sample Sequence Initiate (ADCPSSI)

Base 0x4003.8000

Offset 0x028 Type WO, reset -

	,															
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			. '		•	rese	erved					•	•	
Type Reset	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset			-			-		-	-			-			-	-
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
_ l	14/0	14/0	14/0		L		erved	14/0		14/0		14/0	SS3	SS2	SS1	SS0
Type Reset	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31:	4		reserved		WO		-	Softw	are shou	uld not re	elv on th	e value i	of a rese	erved bit	To prov	vide
•								comp	atibility v	vith futur	e produ	cts, the v	value of	a reserv	•	
								prese	rved acr	oss a re	ad-modi	fy-write	operatio	n.		
3			SS3		WO		-	SS3 I	nitiate							
								Only a	a write b	y softwa	re is val	d; a rea	d of the	register	returns	no
									ingful da encer 3,							
								regist		assumm	ig the of	squence	1 13 61101			-0100
2			SS2		WO		_	SS2 I	nitiate							
-			002								ra ia val	di a raa	d of the	ragiator	roturno	
									a write b ingful da							
									encer 2,	assumir	ng the So	equence	r is enal	oled in th	ne ADC	ACTSS
								regist	er.							
1			SS1		WO		-	SS1 I	nitiate							
									a write b							
									ingful da encer 1,							
								regist			0					
0			SS0		WO		-	SS0 I	nitiate							
								Only :	a write b	v softwa	re is val	d <sup>.</sup> a rea	d of the	reaister	returns	no
								mean	ingful da	ta. Wher	n set by s	oftware	, samplir	ng is trigg	gered on	Sample
								Seque regist	encer 0, er	assumir	ig the Se	equence	r is enal	oled in th	ne ADC/	ACTSS
								regist	<b>.</b>							

#### Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from  $2^{AVG}$  consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

ADC Sample Averaging Control (ADCSAC)

Base 0x4003.8000 Offset 0x030

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Î	1 1		r r		1	rese	rved	1 1		1			1	ì
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		r r		reserved		1			1			AVG	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31:3 reserved RO 0x00 Software shoul compatibility wi preserved acro				vith futur	e produ	cts, the v	alue of	a reserv								
2:0	D		AVG		R/W		0x0	Hardw	are Ave	eraging C	Control					
								sampl	es. The	amount c AVG field ates unp	d can be	e any val	ue betw			
								Value	Descri	ption						
								0x0	No hai	rdware o	versam	pling				
								0x1	2x har	dware ov	/ersamp	oling				
								0x2	4x har	dware ov	/ersamp	oling				

0x3

0x4 0x5

0x6

0x7

Reserved

8x hardware oversampling 16x hardware oversampling

32x hardware oversampling 64x hardware oversampling

#### Register 11: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0.

This register is 32-bits wide and contains information for eight possible samples.

#### ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

Base 0x4003.8000 Offset 0x040 Type R/W, reset 0x0000.0000

,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		MUX7		reserved		MUX6		reserved		MUX5		reserved		MUX4	
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
Reset																
	15 reserved	14	13 MUX3	12	11 reserved	10	9 MUX2	8	7 reserved	6	5 MUX1	4	3 reserved	2	1 MUX0	0
Туре	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Desci	ription							
3	1		reserved		RO		0	Softw	are shou	ıld not re	ely on the	e value	of a rese	rved bit	. To prov	ide
								comp	atibility w	ith futur	re produc	cts, the	value of a operatior	a reserv	•	
30:	28		MUX7		R/W		0	8th S	ample In	put Sele	ect					
								The M	UX7 field	is used	during th	ne eightł	n sample	of a seq	uence ex	xecuted
								with t	he Samp	le Sequ	encer. It	specifie	es which o	of the a	nalog inp	outs is
													sion. The value of			
								ADC1			,					
2	7		reserved		RO		0	Softw	are shou	ıld not re	ely on the	e value	of a rese	rved bit	. To prov	ide
								comp	atibility w	ith futur/	re produc	cts, the	value of a	a reserv		
								prese	rved acro	oss a re	aa-moon	ly-write	operatior	1.		
26:	24		MUX6		R/W		0	7th S	ample In	put Sele	ect					
													enth sam			
													and speci gital conve		ich of the	analog
0	n						0								To prov	ida
2	5	I	reserved		RO		0						of a reservation of a r			
								prese	rved acro	oss a re	ad-modi	fy-write	operatior	1.		
22:	20		MUX5		R/W		0	6th S	ample In	put Sele	ect					
													sample of			
									he Samp led for th	•		•	fies whicł ersion	n of the	analog ii	nputs is
								·			0 0					
1	9	I	reserved		RO		0						of a rese value of a		•	
								•			•	-	operation			

Bit/Field	Name	Туре	Reset	Description
18:16	MUX4	R/W	0	5th Sample Input Select
				The MUX4 field is used during the fifth sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14:12	MUX3	R/W	0	4th Sample Input Select
				The MUX3 field is used during the fourth sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:8	MUX2	R/W	0	3rd Sample Input Select
				The MUX2 field is used during the third sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	MUX1	R/W	0	2nd Sample Input Select
				The MUX1 field is used during the second sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	MUX0	R/W	0	1st Sample Input Select
				The MUX0 field is used during the first sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog to digital conversion

sampled for the analog-to-digital conversion.

#### Register 12: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 0. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between.

This register is 32-bits wide and contains information for eight possible samples.

#### ADC Sample Sequence Control 0 (ADCSSCTL0)

Base 0x4 Offset 0x0 Type R/W	044		00	·												
Type Tow	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	1		TS7		R/W		0	8th Sa	ample Te	mp Sen	isor Sele	ect				
					he inpu . Otherv	t source	of the sa	ample. It	f set, the	temper	ature					
30	)		IE7		R/W		0 8th Sample Interrupt Enable									
								8th Sample Interrupt Enable The IE7 bit is used during the eighth sample of the sample sequence and specifies whether the raw interrupt signal (INR0 bit) is asserted at the end of the sample's conversion. If the MASK0 bit in the ADCIM register is set, the interrupt is promoted to a controller-level interrupt. When this bit is set, the raw interrupt is asserted, otherwise it is not. It is legal to have multiple samples within a sequence generate interrupts.							erted at CIM errupt. S not. It	
29	9		END7		R/W		0	8th Sa	ample is	End of \$	Sequenc	e				
29 END7 R/W 0 8 T p a e tt w			possit after t even t the EN which	ND7 bit in ble to end he samp hough th nD bit son only has nD0 bit so	d the sec le conta le fields mewher a singl	quence o ining a s may be i e within	on any sa et END a non-zero the sequ	ample po are not r b. It is rec uence. (S	osition. S equeste quired th Sample	Samples d for con at softwa Sequenc	defined iversion ire write cer 3,					
							Setting this bit indicates that this sample is the last in the seque							ence.		
28	3		D7		R/W		0	8th Sa	ample Di	ff Input	Select					
							The D7 bit indicates that the analog input is to be differentially sam The corresponding <b>ADCSSMUXx</b> nibble must be set to the pair nu "i", where the paired inputs are "2i and 2i+1". The temperature se does not have a differential option. When set, the analog inputs a differentially sampled.						number sensor			
27	27		TS6		R/W		0		ample Te definitio				g the se	venth sa	ample.	

#### LM3S608 Microcontroller

# 查询"LM3S608"供应商

Bit/Field	Name	Туре	Reset	Description
26	IE6	R/W	0	7th Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the seventh sample.
25	END6	R/W	0	7th Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the seventh sample.
24	D6	R/W	0	7th Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the seventh sample.
23	TS5	R/W	0	6th Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the sixth sample.
22	IE5	R/W	0	6th Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the sixth sample.
21	END5	R/W	0	6th Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the sixth sample.
20	D5	R/W	0	6th Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the sixth sample.
19	TS4	R/W	0	5th Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the fifth sample.
18	IE4	R/W	0	5th Sample Interrupt Enable
				Same definition as IE7 but used during the fifth sample.
17	END4	R/W	0	5th Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the fifth sample.
16	D4	R/W	0	5th Sample Diff Input Select
				Same definition as $D7$ but used during the fifth sample.
15	TS3	R/W	0	4th Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the fourth sample.
13	END3	R/W	0	4th Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the third sample.

Bit/Field	Name	Туре	Reset	Description
10	IE2	R/W	0	3rd Sample Interrupt Enable
				Same definition as IE7 but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence
				Same definition as END7 but used during the third sample.
8	D2	R/W	0	3rd Sample Diff Input Select
				Same definition as $D7$ but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable
				Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence
				Same definition as $\mathtt{END7}$ but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence
				Same definition as $\mathtt{END7}$ but used during the first sample.
				Since this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as ${\mathbb D}7$ but used during the first sample.

Register 13: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 14: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 15: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 16: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

This register contains the conversion results for samples collected with the Sample Sequencer (the **ADCSSFIFO0** register is used for Sample Sequencer 0, **ADCSSFIFO1** for Sequencer 1, **ADCSSFIFO2** for Sequencer 2, and **ADCSSFIFO3** for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0)

Base 0x4003.8000 Offset 0x048 Type RO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO Type Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 10 15 14 13 12 11 9 8 7 6 3 2 0 5 1 DATA reserved RO Туре RO 0 0 0 0 0 0 0 0 0 0 Reset 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 31:10 reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 9:0 DATA RO 0x00 **Conversion Result Data** 

Register 17: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 18: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 19: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

# Register 20: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the Sample Sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO. The **ADCSSFSTAT0** register provides status on FIF0, **ADCSSFSTAT1** on FIFO1, **ADCSSFSTAT2** on FIFO2, and **ADCSSFSTAT3** on FIFO3.

#### ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

Base 0x4003.8000 Offset 0x04C

Offset 0x04C Type RO, reset 0x0000.0100

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
						1	1	rese	rved	1		1		1		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		reserved		FULL		reserved	Ì	EMPTY		HP	TR			TF	<b>T</b> YTR	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
Bit/Fie	eld		Name		Туре	F	Reset	Descr	iption							
	•				50			0 1							-	
31:1	3	re	eserved		RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.								
12			FULL		RO		0	FIFO Full								
12			IOLL				Ū									
								When	set, ind	icates th	at the F	IFO is cu	urrently f	full.		
11:9	9	re	eserved	l	RO	1	0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
8		E	EMPTY		RO		1	FIFO	Empty							
								When	set ind	icates th	at tho ⊑	IFO is cu	urrently 4	amntv		
								WHEI	36t, iilu				in enuy (	snipty.		
7:4			HPTR		RO		0x00	FIFO	Head Po	ointer						
								This field contains the current "head" pointer index for the FIFO, the the next entry to be written.								, that is,
3:0	)		TPTR		RO		0x00	FIFO <sup>·</sup>	Tail Poir	nter						
								This fi	eld cont	ains the	current	"tail" poi	nter inde	ex for th		that is
										to be re		tan pu			C 1 II O,	uiatio,

# Register 21: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

# Register 22: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 240 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

Base 0x4003.8000

Offset 0x060 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
			1 1				1	rese	erved		1	1			'			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	44	10	9	8	7	6	5	4	3	2	4	0		
		14	<u>т</u> г	12	11	10	1	•	/	0	1	4	1	2	1			
	reserved		MUX3		reserved		MUX2		reserved		MUX1		reserved		MUX0			
Туре	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/F	ield		Name		Туре		Reset	Description										
31:	15		reserved		RO	0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be												
															ed bit sh	ould be		
								preserved across a read-modify-write operation.										
4.4.	10						0	4th Sample Input Select										
14:	12		MUX3		R/W		0	4th S	ample in	put Sele	ect							
11	1		reserved		RO		0	Softw	are shou	ld not r	elv on th	o valuo	of a rese	rved hit		vide		
1	1		reserveu		NO.		0						value of a					
													operation		00 01 01			
												<b>,</b>						
10	:8		MUX2		R/W		0	3rd S	ample In	put Sele	ect							
7			reserved		RO		0						of a rese					
													value of a		ed bit sh	ould be		
								prese	erved acro	oss a re	ad-modi	fy-write	operatior	۱.				
6:	4		MUX1		R/W		0	and C	Sample In	nut Sol	oot							
0.4	4				r///		0	2110 3	sample in	iput Sei	eci							
3			reserved		RO		0	Software should not rely on the value of a reserved bit. To provide										
0			10001100		110		Ũ	compatibility with future products, the value of a reserved bit should be										
													operation					
2:	0		MUX0		R/W		0	1st Sa	ample Inp	out Sele	ect							

# Register 23: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 24: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. This register is 16-bits wide and contains information for four possible samples. See the **ADCSSCTL0** register on page 242 for detailed bit descriptions.

ADC Sample Sequence Control 1 (ADCSSCTL1)

Base 0x4003.8000

Offset 0x064 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
							•	reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0									
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0									
Bit/F	ield		Name		Туре	F	Reset	Descr	iption									
31:	16	r	reserved		RO		0x00	compa	atibility w	ith futur/		cts, the v	alue of	a reserv	. To prov ed bit sh			
15	5		TS3		R/W		0	4th Sample Temp Sensor Select										
								Same	definitio	n as TS	7 but us	ed durin	g the fou	urth sam	ple.			
14	1		IE3		R/W		0	4th Sa	ample In	terrupt E	nable							
								Same	definitio	n as IE	7 but us	ed durin	g the fou	urth sam	ple.			
13	3		END3		R/W		0	4th Sample is End of Sequence										
								Same definition as END7 but used during the fourth sample.										
12	2		D3		R/W		0	4th Sample Diff Input Select										
								Same definition as $D7$ but used during the fourth sample.										
11	l		TS2		R/W		0	3rd Sa	ample Te	mp Sen	sor Sele	ect						
								Same	definitio	n as TS	7 but us	ed durin	g the thi	rd samp	le.			
10	)		IE2		R/W		0	3rd Sa	ample In	terrupt E	Inable							
								Same	definitio	n as IE	7 but us	ed durin	g the thi	rd samp	le.			
9			END2		R/W		0	3rd Sa	ample is	End of \$	Sequenc	e						
								Same	definitio	n as en	D7 but u	sed duri	ng the tl	hird sam	ple.			
8			D2		R/W		0	3rd Sample Diff Input Select										
								Same	Same definition as ${\ensuremath{\mathbb D}} 7$ but used during the third sample.									

Bit/Field	Name	Туре	Reset	Description
7	TS1	R/W	0	2nd Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence
				Same definition as END7 but used during the first sample.
				Since this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as $D7$ but used during the first sample.

#### Register 25: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 3. This register is 4-bits wide and contains information for one possible sample. See the ADCSSMUX0 register on page 240 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

Base 0x4003.8000

Offset 0x0A0 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			•				•	rese	rved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset									-						U	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		· · ·		reserved								MUX0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	Bit/Field Name			Type Reset			Description									
31:3 reserved			RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
2:0	0		MUX0		R/W		0	1st Sa	ample In	put Sele	ct					

# Register 26: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 3. The END bit is always set since there is only one sample in this sequencer. This register is 4-bits wide and contains information for one possible sample. See the ADCSSCTL0 register on page 242 for detailed bit descriptions.

ADC Sample Sequence Control 3 (ADCSSCTL3)

#### Base 0x4003.8000

Offset 0x0A4 Type R/W, reset 0x0000.0002

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved		1	1			1 1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 0	RO
Reset						0	0	U	U	U	0	0		U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	erved						TS0	IE0	END0	D0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
					-											
Bit/Fi	leid		Name		Туре	I	Reset	Descr	iption							
31:	4		reserved		RO		0x00	compa	atibility w	/ith futur	e produ		alue of	a reserv	. To prov ed bit sh	
3			TS0		R/W		0	1st Sa	imple Te	mp Sen	sor Sele	ect				
								Same	definitio	n as TS	7 but us	ed durin	g the firs	st sampl	e.	
2			IE0		R/W		0	1st Sa	imple Int	terrupt E	nable					
								Same	definitio	nas Tr	7 hut us	ed durin	a the fire	st samol	۵	
								oune	ucinitio	11 00 11	/ but us		g the life	n oumpi	0.	
1			END0		R/W		1	1st Sa	imple is	End of S	Sequenc	e				
								Same	definitio	n as EN	D7 but u	ised duri	ng the fi	rst sam	ole.	
								Since	this sea	uencer h	has only	one ent	rv this b	it must l	be set	
											-		,, <b>.</b>			
0			D0		R/W		0	1st Sa	imple Di	ff Input S	Select					
								Same	definitio	n as D7	but use	d during	the first	sample		

#### Register 27: ADC Test Mode Loopback (ADCTMLB), offset 0x100

This register provides loopback operation within the digital logic of the ADC, which can be useful in debugging software without having to provide actual analog stimulus. This test mode is entered by writing a value of 0x0000.0001 to this register. When data is read from the FIFO in loopback mode, the read-only portion of this register is returned.

#### **Read-Only Register**

ADC Test Mode Loopback (ADCTMLB)

Base 0x4003.8000 Offset 0x100 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1			· ·		•	rese	rved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[		r	rese		r r			1	NT I		CONT	DIFF	TS		MUX		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/Fi	eld		Name		Туре		Reset	Descr	iption								
31:1	10	l	reserved		RO		0x00	00 Software should not rely on the value of a reserved compatibility with future products, the value of a reserved preserved across a read-modify-write operation.									
9:6	6		CNT		RO		0x0	Continuous Sample Counter									
		Continuous sample counter that is initialized to sample as it processed. This helps provide a ur received.															
5			CONT		RO		0	Contir	nuation S	Sample I	ndicator						
								two se	equence	rs were	to run ba		ack, this	indicate	For exar is that th		
4			DIFF		RO		0	Differe	ential Sa	mple Inc	dicator						
								When	set, indi	cates th	at this is	a differe	ential sa	mple.			
3			TS		RO		0	Temp Sensor Sample Indicator									
								When	set, indi	cates th	at this is	s a tempe	erature s	sensor s	ample.		
2:0	)		MUX		RO		0x0	Analo	g Input l	ndicator							
								Indicates which analog input is to be sampled.									

## 查询"LM3S608"供应商 Write-Only Register

ADC Test Mode Loopback (ADCTMLB) Base 0x4003.8000 Offset 0x100 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		ſ		1	reser	ved	ſ					1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					ľ			reserved	1	ľ					1	LB
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0
Bit/F	ield		Name		Туре	I	Reset	Descri	ption							
31	:1		reserved		RO		0x00	compa	atibility w	ld not re /ith future oss a rea	e produ	cts, the v	alue of a	a reserv	•	
0			LB		WO		0	Loopb	ack Mod	de Enabl	е					
										es a loop nique nu			igital blo	ck to pro	ovide info	ormation

The 10-bit loopback data is defined as shown in the read for bits 9:0 above.

## 12 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris<sup>®</sup> Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S608 controller is equipped with two UART modules.

Each UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 3.125 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
  - 5, 6, 7, or 8 data bits
  - Even, odd, stick, or no-parity bit generation/detection
  - 1 or 2 stop bit generation

## 查询"LM3S608"供应商 12.1 Block Diagram





#### Figure 12-1. UART Module Block Diagram

## 12.2 Functional Description

Each Stellaris<sup>®</sup> UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.


The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 271). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

## 12.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 12-2 on page 256 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

#### Figure 12-2. UART Character Frame



#### 12.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 267) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 268). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.):

BRD = BRDI + BRDF = SysClk / (16 \* Baud Rate)

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

UARTFBRD[DIVFRAC] = integer(BRDF \* 64 + 0.5)

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 269), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- UARTIBRD write, UARTFBRD write, and UARTLCRH write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- **UARTIBRD** write and **UARTLCRH** write
- UARTFBRD write and UARTLCRH write

### 12.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 265) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 255).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 263). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.

#### 12.2.4 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 261). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 269).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 265) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 272). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8,  $\frac{1}{4}$ ,  $\frac{1}{2}$ ,  $\frac{3}{4}$ , and 7/8. For example, if the  $\frac{1}{4}$  option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the  $\frac{1}{2}$  mark.

#### 12.2.5 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 277).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 274) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 276).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 278).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

#### 12.2.6 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 271). In loopback mode, data transmitted on UnTx is received on the UnRx input.

## 12.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0 or UART1 bits in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit
- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 256, the BRD can be calculated:

BRD = 20,000,000 / (16 \* 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 267) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 268) is calculated by the equation:

UARTFBRD[DIVFRAC] = integer( $0.8507 \times 64 + 0.5$ ) = 54

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the **UARTCTL** register.
- 2. Write the integer portion of the BRD to the **UARTIBRD** register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the UARTCTL register.

## 12.4 Register Map

Table 12-1 on page 259 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- UART1: 0x4000.D000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 271) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	261
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	263
0x018	UARTFR	RO	0x0000.0090	UART Flag	265
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	267
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	268
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	269
0x030	UARTCTL	R/W	0x0000.0300	UART Control	271
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	272
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	274
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	276
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	277

Table '	12-1.	UART	Register	Мар
---------	-------	------	----------	-----

查询"LM3S608"供	应商
--------------	----

Offset	Name	Туре	Reset	Description	See page
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	278
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	280
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	281
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	282
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	283
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	284
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	285
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	286
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	287
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	288
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	289
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	290
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	291

## 12.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

#### Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

#### UART Data (UARTDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x000 Type R/W, reset 0x0000.0000

	<i>'</i>															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved	1 1					1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	erved		OE	BE	PE	FE				DA	TA		1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	iold		Name		Туре	ſ	Reset	Descr	intion							
DIVI	iciu		Name		туре	I	10301	Desci	iption							
31:′	12	I	reserved		RO		0	compa	atibility v	uld not re with futur oss a rea	e produ	cts, the v	alue of	a reserv		
11	1		OE		RO		0	UART	Overru	n Error						
								The O	E value:	s are def	ined as	follows:				
								Value	Descr	iption						
								0	There	has bee	n no dat	a loss d	ue to a F	IFO ove	errun.	
								1	New d data lo	lata was oss.	received	d when t	he FIFO	was ful	l, resultii	ng in
10	D		BE		RO		0	UART	Break	Error						
								the re	ceive da	to 1 whe ata input time (def	was hel	d Low fo	r longer	than a f	full-word	ig that
								the FI FIFO.	FO. Wh The ne	e, this erro en a brea xt charac narking s	ak occur ter is or	s, only o nly enabl	ne 0 cha led after	aracter is the rece	s loaded eived da	into the ta input

查询"LM3S60	8"供应商			
Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

# Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

#### Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004

Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , ,		1	rese	rved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	- 11	10	9	8	7	6	5	4	3	2	1	0
[		1	· · · · ·		· · ·		erved	1			-	· · ·	OE	BE	PE	FE
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descri	intion							
			Name			'		Deser	puon							
31:	4	I	reserved		RO		0					e value o cts. the v			•	/ide nould be
											•	fy-write o				
								The <b>U</b>	ARTRS	R registe	er canno	ot be writ	ten.			
3			OE		RO		0	UART	Overru	n Error						
								When	this bit	s set to	1, data i	s receive	ed and t	he FIFO	is alrea	ıdy full.
								This b	it is clea	red to 0	by a wr	ite to UA	RTECR	-		
												id since ints of the				
												lata in or		•		viillen.
2			BE		RO		0	UART	Break B	Error						
								This h	it is set	to 1 whe	n a brea	ak condit	tion is de	etected	indicatir	na that
								the rea	ceived d	ata inpu	t was he	eld Low f start, da	for longe	r than a	full-wo	ď
								This b	it is clea	red to 0	by a wr	ite to UA	RTECR	-		
								the FII FIFO.	FO. Whe The nex	en a brea kt charac	ak occur cter is or	sociated s, only o nly enabl d the ne	ne 0 cha led after	aracter is the rece	s loadeo eive data	into the a input

查询"LM3S60	查询"LM3S608"供应商											
Bit/Field	Name	Туре	Reset	Description								
1	PE	RO	0	UART Parity Error								
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the <b>UARTLCRH</b> register.								
				This bit is cleared to 0 by a write to <b>UARTECR</b> .								
0	FE	RO	0	UART Framing Error								
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).								
				This bit is cleared to 0 by a write to <b>UARTECR</b> .								
				In FIFO mode, this error is associated with the character at the top of the FIFO.								

#### Write-Only Error Clear (UARTECR) Register

#### UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· · ·		1	rese	erved					1		
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		1	1			r	DA	TA	1		
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		WO		0	compa	are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		DATA		WO		0	Error	Clear							
								A write	e to this	register	of any d	ata cleai	rs the fra	aming, p	arity, bre	eak, and

A write to this register of any data clears the framing, parity, break, and overrun flags.

## Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

#### UART Flag (UARTFR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x018 Type RO, reset 0x0000.0090

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							'	rese	rved			•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ	-				rved	-	1	1	TXFE	RXFF	TXFF	RXFE	BUSY		reserved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0
Bit/Fi	eld		Name		Туре	I	Reset	Descr	iption							
31:	8	I	reserved		RO		0	compa	atibility v	ith futur/	e produ	cts, the v		a reserv	t. To provi ved bit sho	
7			TXFE		RO		1	UART	Transm	it FIFO	Empty					
								The meaning of this bit depends on the state of the FEN <b>UARTLCRH</b> register.							IN bit in th	e
									FIFO is d er is emp		(fen is C	)), this bi	it is set w	hen the	transmit	holding
								If the is emp		enabled	(fen is	1), this t	bit is set	when th	ne transm	it FIFO
6			RXFF		RO		0	UART	Receive	e FIFO F	ull					
									eaning <b>LCRH</b> r		t depen	ds on th	e state o	f the FE	IN bit in th	e
								If the lis full.	FIFO is (	disabled	, this bit	is set w	hen the i	receive	holding re	egister
								If the	FIFO is (	enabled,	, this bit	is set wl	hen the r	eceive	FIFO is fu	ıll.
5			TXFF		RO		0	UART	Transm	it FIFO	Full					
									neaning <b>LCRH</b> r		t depen	ds on th	e state o	f the FF	n bit in th	e
								If the l is full.	FIFO is o	disabled	, this bit	is set w	hen the t	ransmi	t holding r	egister
								If the	FIFO is o	enabled,	, this bit	is set wł	hen the t	ransmit	FIFO is f	ull.

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the <b>UARTLCRH</b> register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 4: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 256 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000

Offset 0x024 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	T	, , , , , , , , , , , , , , , , , , ,		1	rese	l erved	1	1	1	1	1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	1			I	DIV	I /INT	1	1	1		1	ſ	T
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31:	16		reserved	t	RO		0	comp	atibility v	vith futu	e produ		alue of	a reserv	. To prov ed bit sh	
15	:0		DIVINT		R/W	0	x0000	Intege	er Baud-	Rate Div	visor					

## Register 5: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 256 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x028 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	•		<b> </b>		•	rese	erved			1		1	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	U	0	0	0	U	0	0	U	0	0	U	U	0	U	U	U
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			RO RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W												<u>'</u>	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W 0
		Ū	-	0		0		0 0 0 0 0 0 0								0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
compati							are shou atibility w rved acro	vith futur	e produ	cts, the v	alue of	a reserv	•			
5:	0	[	DIVFRAC		R/W		0x000	Fraction	onal Bau	ud-Rate	Divisor					

## Register 6: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (**UARTIBRD** and/or **UARTIFRD**), the **UARTLCRH** register must also be written. The write strobe for the baud-rate divisor registers is tied to the **UARTLCRH** register.

#### UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x02C Type R/W, reset 0x0000.0000

	, 16361 0															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1 1				I	rese	rved		ſ	I	1	I		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ		1		rese	rved		1	T	SPS	WI	I _EN	FEN	STP2	EPS	PEN	BRK
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi	eld		Name		Туре		Reset	Descr	iption							
31:	8	I	reserved		RO		0	compa	atibility v	vith futu	re produ	cts, the	of a rese value of operatio	a reserv		
7																
	7 SPS R/W 0 UART Stick Parity Select When bits 1, 2, and 7 of <b>UARTLCRH</b> are set, the parity bit and checked as a 0. When bits 1 and 7 are set and 2 is parity bit is transmitted and checked as a 1. When this bit is cleared, stick parity is disabled.															
								When	this bit	s cleare	ed, stick	parity is	disablec	Ι.		
6:5	5		WLEN		R/W		0	UART	Word L	ength						
									its indica as follo		umber o	of data b	its transı	mitted or	receive	d in a
								Value	Descri	ption						
								0x3	8 bits							
								0x2	7 bits							
								0x1	6 bits							
								0x0	5 bits	(default)						
4			FEN		R/W		0	UART	Enable	FIFOs						
								lf this mode		to 1, tra	nsmit an	d receive	e FIFO b	uffers ar	e enable	d (FIFO
												disable egisters	d (Chara	cter moo	de). The	FIFOs

Bit/Field	Name	Туре	Reset	Description
3	STP2	R/W	0	UART Two Stop Bits Select
				If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

## Register 7: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

#### UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x030

Type R/W, reset 0x0000.0300

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		J	•	1			I	rese	rved			1	, , ,			1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
[		1	rese	l erved	· ·		RXE	TXE	LBE			rese	erved			UARTEN			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0			
	-	-	-	-	-	-			-	-		-		-	-	-			
Bit/Fi	eld		Name		Туре	F	Reset	Descr	iption										
31:1	10	I	reserved	I	RO		0	compa	atibility v	vith futur	e produ	cts, the v	of a rese value of a operation	a reserv	•	vide nould be			
9			RXE	R/W 1 UART Receive Enable															
								<ol> <li>UART Receive Enable</li> <li>If this bit is set to 1, the receive section of the UART is enabled. When the UART is disabled in the middle of a receive, it completes the current character before stopping.</li> </ol>											
								Note:	To e	enable re	eception	, the UAI	RTEN bit	must als	so be se	et.			
8			TXE		R/W		1	UART	Transm	it Enable	е								
								the U/	ART is d		n the m	iddle of a	n of the l a transm						
								Note:	To e	enable tr	ansmiss	ion, the	UARTEN	bit mus	t also b	e set.			
7			LBE		R/W		0	UART	Loop B	ack Ena	ble								
								If this	bit is se	t to 1, the	e UnTX	path is fe	ed throug	gh the ਹ	nRX <b>pa</b> l	h.			
6:1	1	I	reservec	I	RO		0	compa	atibility v	vith futur	e produ	cts, the v	of a rese value of a operation	a reserv					
0		ι	JARTEN	1	R/W		0	UART	Enable										
								in the	middle o		nission o		ed. Whe ion, it co						

### Register 8: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x034 Type R/W, reset 0x0000.0012

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	Î	т т		1	reser	ved	1 1		1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	resen	/ed	1			-		RXIFLSEL	I		TXIFLSEL	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1	0
	Field Name Type Reset Description															
Bit/F	t/Field Name Type Reset Description															
31	:6		reserved	l	RO		0x00			uld not re					•	
										with futur ross a rea					/ed bit sł	ould be
5:	3	I	RXIFLSE	L	R/W		0x2	UART	Receiv	ve Interru	pt FIFO	Level Se	elect			
								The trig	gger po	oints for t	he rece	ive interr	upt are	as follow	vs:	
								Value	e Des	scription						
								0x0	RX	FIFO ≥ 1	/8 full					
								0x1	RX	FIFO ≥ ½	₄ full					
								0x2	RX	FIFO ≥ <sup>1</sup> ⁄	∕₂ full (de	efault)				
								0x3	RX	FIFO ≥ ¾	₄ full					

0x4 RX FIFO ≥ 7/8 full

0x5-0x7 Reserved

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select
				The trigger points for the transmit interrupt are as follows:
				Value Description
				0x0     TX FIFO ≤ 1/8 full
				0x1 TX FIFO ≤ ¼ full
				0x2 TX FIFO ≤ ½ full (default)
				0x3 TX FIFO ≤ ¾ full
				0x4     TX FIFO ≤ 7/8 full
				0x5-0x7 Reserved

## Register 9: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

#### UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			т т				1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			reserved			OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	11		reserved		RO	(	0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of a	a reserv	•	
1(	)		OEIM		R/W		0	UART	Overru	n Error lı	nterrupt	Mask				
								On a i	ead, the	e current	mask fo	or the OE	IM inter	rupt is re	eturned.	
		On a read, the current mask for the OEIM interrupt is Setting this bit to 1 promotes the OEIM interrupt to the ir												o the int	errupt co	ontroller.
9			BEIM		R/W		0	UART	Break E	Error Inte	errupt Ma	ask				
								On a i	ead, the	e current	mask fo	or the BE	IM inter	rupt is re	eturned.	
								Setting	g this bit	to 1 pror	notes the	e BEIM İr	nterrupt t	o the int	errupt co	ontroller.
8			PEIM		R/W		0	UART	Parity E	Error Inte	errupt Ma	ask				
								On a ı	ead, the	e current	mask fo	or the PE	IM inter	rupt is re	eturned.	
								Setting	g this bit	to 1 pror	notes the	e peim ir	nterrupt t	o the int	errupt co	ontroller.
7			FEIM		R/W		0	UART	Framin	g Error li	nterrupt	Mask				
								On a ı	ead, the	e current	mask fo	or the FE	IM inter	rupt is re	eturned.	
								Setting	g this bit	to 1 pror	notes the	e FEIM ir	nterrupt t	o the int	errupt co	ontroller.
6			RTIM		R/W		0	UART	Receive	e Time-C	Out Inter	rupt Mas	sk			
								On a ı	ead, the	current	mask fo	or the RT	IM inter	rupt is re	eturned.	
								Setting	g this bit	to 1 pror	notes the	ertim ir	nterrupt t	o the int	errupt co	ontroller.
5			TXIM		R/W		0	UART	Transm	iit Interru	ipt Mask	ζ.				
								On a ı	ead, the	e current	mask fo	or the TX	IM inter	rupt is re	eturned.	
								Setting	g this bit	to 1 pror	notes the	e TXIM ir	nterrupt t	o the int	errupt co	ontroller.

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 10: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

#### UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C00 UART1 base: 0x4000.D000 Offset 0x03C Type RO, reset 0x0000.000F

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ſ						1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ſ		reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS		rese	rved	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:′	11	I	reserved		RO	(	0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of a	a reserv	•	
10	)		OERIS		RO		0	UART	Overru	n Error F	Raw Inte	rrupt Sta	tus			
		Gives the raw interrupt state (prior to masking) of this interrupt.														
9		Gives the raw interrupt state (prior to masking) of this interrupt.         BERIS       RO       0       UART Break Error Raw Interrupt Status														
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.	
8			PERIS		RO		0	UART	Parity E	Error Rav	w Interru	pt Status	3			
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.	
7			FERIS		RO		0	UART	Framin	g Error F	Raw Inte	errupt Sta	tus			
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.	
6			RTRIS		RO		0	UART	Receiv	e Time-C	Dut Raw	Interrup	t Status			
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.	
5			TXRIS		RO		0	UART	Transm	it Raw I	nterrupt	Status				
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.	
4			RXRIS		RO		0	UART	Receiv	e Raw Ir	nterrupt :	Status				
											•	orior to m	nasking)	of this i	nterrupt.	
3:0	0	I	reserved		RO		0xF	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of a	a reserv		

## Register 11: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

#### UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x040 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1				1	rese	rved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	13	14	reserved	12	11	OEMIS	BEMIS	PEMIS	, FEMIS	RTMIS	TXMIS	RXMIS			rved	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:'	11	I	reserved		RO	(	0x00	compa	atibility v	vith futur	e produ	cts, the v	of a rese value of a operatior	a reserv	•	
10	)	OEMIS RO 0 UART Overrun Error Masked Interrupt Status														
		Gives the masked interrupt state of this interrupt.														
9		Gives the masked interrupt state of this interrupt.         BEMIS       RO       0       UART Break Error Masked Interrupt Status														
5			DEIVIIO		NO		0					•	s interrup	ht		
_							_							л.		
8			PEMIS		RO		0		,			errupt St				
								Gives	the mas	sked inte	errupt sta	ate of this	s interrup	ot.		
7			FEMIS		RO		0	UART	Framin	g Error N	Aasked I	nterrupt	Status			
								Gives	the mas	ked inte	errupt sta	ate of this	s interrup	ot.		
6			RTMIS		RO		0	UART	Receive	e Time-C	Dut Masl	ked Inter	rupt Stat	tus		
								Gives	the mas	sked inte	errupt sta	ate of this	s interrup	ot.		
5			TXMIS		RO		0	UART	Transm	it Maske	ed Interro	upt Statu	IS			
								Gives	the mas	ked inte	errupt sta	ate of this	s interrup	ot.		
4			RXMIS		RO		0	UART	Receive	e Maske	d Interru	ıpt Statu	s			
													s interrup	ot.		
3:0	)	I	reserved		RO		0	Softwa compa	are shou atibility v	ıld not re vith futur	ely on the	e value o cts, the v	of a rese value of a operatior	rved bit a reserv	•	

## Register 12: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

#### UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0x044 Type W1C, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		1			1			rese	rved					1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
			reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		rese	rved					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0				
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption											
31:′	11		reserved		RO	(	00×00	compa	atibility v	ith futur/	e produc	cts, the v	of a rese value of a operatior	a reserv						
10	)		OEIC		W1C		0 Overrun Error Interrupt Clear The OEIC values are defined as follows:													
								The OEIC values are defined as follows:												
								Value	Descri	ption										
								0	No effe	ect on th	e interru	pt.								
								1	Clears	interrup	it.									
9			BEIC		W1C		0	Break	Error In	terrupt (	Clear									
								The B	EIC valu	ies are o	defined a	as follow	s:							
								Value	Descri	otion										
								0	No effe	ect on th	e interru	pt.								
								1	Clears	interrup	ıt.									
8			PEIC		W1C		0	Parity	Error In	terrupt C	Clear									
								-			defined a	as follow	S:							
								Value	Descri	otion										
								0			e interru	pt.								
								1	Clears	interrup	ıt.									

查询"LM3	608"供应商
--------	---------

Bit/Field	Name	Туре	Reset	Description
7	FEIC	W1C	0	Framing Error Interrupt Clear
				The FEIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear
				The RTIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear
				The TXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear
				The RXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

## Register 13: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , ,		1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		I	1				PI	D4	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield				Туре	F	Reset	Descr	iption							
31	:8	d Name reserved			RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv		vide nould be
7:	0		PID4		RO	0	x0000		•		egister[7 are to ide	7:0] entify the	e preser	ice of th	is periph	ieral.

October 01, 2007

## Register 14: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , ,		1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		I	i				PI	D5	i	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield				Туре	F	Reset	Descr	iption							
31	:8	d Name reserved			RO		0x00	compa	atibility v	vith futur	ely on the re produc ad-modif	cts, the v	alue of	a reserv	•	vide nould be
7:	0		PID5		RO	0	x0000				egister[1 are to ide	-	e preser	ice of th	is periph	neral.

## Register 15: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , ,		1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		1	1				PI	D6	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield				Туре	F	Reset	Descr	iption							
31	:8	d Name reserved			RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	vide nould be
7:	0		PID6		RO	0	x0000				egister[2 are to ide	23:16] entify the	e preser	ice of th	is periph	ieral.

## Register 16: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'			· ·			rese	rved					1	•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		i	r r	rese	rved		i	i				PI	70	i	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0	compa	are shou atibility w rved acro	/ith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		PID7		RO	0	x0000	UART	Periphe	eral ID R	egister[3	81:24]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	ice of thi	is periph	eral.

October 01, 2007

## Register 17: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE0 Type RO, reset 0x0000.0011

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved	1				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		rved			1	PI			1	1			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1
Bit/F	ield				Туре		Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	vith futur	ely on the re produc ad-modi	cts, the v	alue of	a reserv	•	vide nould be
7:(	0		PID0		RO		0x11		•		egister[7	-	e preser	ice of th	is periph	ieral.

October 01, 2007

## Register 18: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The UARTPeriphIDn registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		· · ·		T	rese	rved	1	1	, ,		r	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	, ,	rese	rved		1	1		1	Î	PI	D1	ľ	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	ne value on tots, the visition of the second s ify-write of the second se	alue of	a reserv		
7:	0		PID1		RO		0x00	UART	Periphe	eral ID R	egister[	15:8]				
								Can b	e used	by softwa	are to ic	lentify the	e preser	ice of th	is periph	eral.

## Register 19: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved	1				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1 1	rese	rved		I	1		r	I I	PII	D2	r	ı	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
Bit/F	ield				Туре	I	Reset	Descr	iption							
31	:8	Name reserved			RO		0x00	compa	atibility v	vith futur	ely on the e produc ad-modi	cts, the v	alue of	a reserv	•	vide nould be
7:	0		PID2		RO		0x18				egister[2 are to ide	-	e preser	ice of th	is periph	neral.

October 01, 2007

## Register 20: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1		, , , , , , , , , , , , , , , , , , ,		1	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	, ,	rese	rved		I	1		l .	r – – – – –	PI	D3	r	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
Bit/F	ield				Туре	F	Reset	Descr	iption							
31	:8	Name reserved			RO		0x00	compa	atibility v	vith futur	ely on the e produc ad-modif	cts, the v	alue of	a reserv	•	vide nould be
7:	0		PID3		RO		0x01				egister[3 are to ide	-	e preser	ice of th	is periph	neral.

## Register 21: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved		1				1	,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	- 1	0
	10	1	1		1 1	10	1		, 			<b></b>		-	· ·	٦
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield				Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v	vith futur	ely on the re produc ad-modi	cts, the v	alue of	a reserv	•	vide nould be
7:	0		CID0		RO		0x0D	UART	PrimeC	ell ID R	egister[7	:0]				
								Provid	les softv	vare a st	tandard	cross-pe	ripheral	identific	ation sy	stem.

October 01, 2007

# Register 22: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF4 Type RO, reset 0x0000.00F0

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1				1	rese	rved	1	1			1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		erved		1	r		1	1	CI	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		Name reserved			RO 0x00			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.							
7:(	0		CID1		RO		0xF0				egister[1 tandard	•	ripheral	identific	ation sy	stem.

# Register 23: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The UARTPCellIDn registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCellID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · ·		1	rese	rved	1 1		, ,		r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		1 1		CI	D2	ľ	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	ne value o licts, the v ify-write o	alue of	a reserv		
7:	0		CID2		RO		0x05	UART	PrimeC	Cell ID Re	egister[2	23:16]				
								Provid	les softv	vare a st	andard	cross-pe	ripheral	identifie	cation sy	stem.

October 01, 2007

# Register 24: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

#### UART PrimeCell Identification 3 (UARTPCelIID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		· · ·		1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1 1	rese	rved		1	1		l .	<b></b> 1	CI	D3	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		Name Type reserved RO					Software should not rely on the value of a reserved bit. To provice compatibility with future products, the value of a reserved bit ship reserved across a read-modify-write operation.								
7:	D		CID3		RO		0xB1				egister[3 andard o	•	ripheral	identific	ation sy	stem.

# 13 Synchronous Serial Interface (SSI)


The Stellaris<sup>®</sup> Synchronous Serial Interface (SSI) is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

The Stellaris<sup>®</sup> SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

# 13.1 Block Diagram

#### Figure 13-1. SSI Module Block Diagram



# 13.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

### 13.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 50-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 311). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0 (SSICR0)** register (see page 304).

The frequency of the output clock SSIClk is defined by:

FSSIClk = FSysClk / (CPSDVSR \* (1 + SCR))

Note that although the SSIClk transmit clock can theoretically be 25 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 388 to view SSI timing parameters.

### 13.2.2 FIFO Operation

#### 13.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 308), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

### 13.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

#### 13.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each

of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask (SSIIM)** register (see page 312). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 314 and page 315, respectively).

#### 13.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.


For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

### 13.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 13-2 on page 294 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.

#### Figure 13-2. TI Synchronous Serial Frame Format (Single Transfer)




In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIClk. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIClk after the LSB has been latched.

Figure 13-3 on page 295 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

#### Figure 13-3. TI Synchronous Serial Frame Format (Continuous Transfer)



### **13.2.4.2** Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

#### SPO Clock Polarity Bit


When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

#### SPH Phase Control Bit


The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

### 13.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0


Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 13-4 on page 296 and Figure 13-5 on page 296.



### Figure 13-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0



#### Figure 13-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0



In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

#### 查询"LM3S608"供应商 13.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 13-6 on page 297, which covers both single and continuous transfers.

SSICIk —						
SSIRx —		χ	χ	)) 4 to 16 bits		<u>(LSB (Q</u> )-
SSITx —	/ MSB /	χ	χ	XX	_;;)	

#### Figure 13-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.


Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.


In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.


For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

### 13.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0


Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 13-7 on page 298 and Figure 13-8 on page 298.







#### Figure 13-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

#### <u>查询"LM3S608"供应商</u> 13.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 13-9 on page 299, which covers both single and continuous transfers.

SSICIk							+
SSIFss							ſ
SSIRx—	Q MSB (	X	X	4 to 16 bits	χ	LSB Q	)-
SSITx	(MSB)	χ	χ	X	χ	LSB	

Figure 13-9. Freescale SPI Frame Format with SPO=1 and SPH=1

#### Note: Q is undefined.

In this configuration, during idle periods:

- SSICIk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.

For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

### 13.2.4.7 MICROWIRE Frame Format

Figure 13-10 on page 300 shows the MICROWIRE frame format, again for a single frame. Figure 13-11 on page 301 shows the same format when back-to-back frames are transmitted.

#### 

MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.

Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.

For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.

#### 


I SB


4 to 16 bits output data

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

(мѕв)

Figure 13-12 on page 301 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





# **13.3** Initialization and Configuration

SSIRx

0 MSB

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
  - a. For master operations, set the **SSICR1** register to 0x0000.0000.
  - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
  - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the **SSICPSR** register.

- 4. Write the **SSICR0** register with the following configuration:
  - Serial clock rate (SCR)
  - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
  - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
  - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the SSICR1 register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

# 13.4 Register Map

Table 13-1 on page 302 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Table 13-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	304

Offset	Name	Туре	Reset	Description	See page
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	306
0x008	SSIDR	R/W	0x0000.0000	SSI Data	308
0x00C	SSISR	RO	0x0000.0003	SSI Status	309
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	311
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	312
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	314
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	315
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	316
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	317
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	318
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	319
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	320
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	321
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	322
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	323
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	324
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	325
0xFF4	SSIPCelIID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	326
0xFF8	SSIPCelIID2	RO	0x0000.0005	SSI PrimeCell Identification 2	327
0xFFC	SSIPCelIID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	328

# 13.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

# Register 1: SSI Control 0 (SSICR0), offset 0x000

**SSICR0** is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI Co SSI0 bas Offset 0x Type R/M	e: 0x400 000	0.8000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				SC					SPH	SPO	FF			DS		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	16		reserved		RO		0x00	compa	atibility v		e produo	cts, the v	alue of	erved bit. a reserve n.	•	
15	:8		SCR		R/W	0	x0000	SSI S	erial Clo	ck Rate						
										R is used bit rate is	-	erate the	transmi	t and red	ceive bit	rate of
								BR=FS	SSIClk	/(CPSD	/SR *	(1 + S	CR))			
										SR i <b>s an</b> ister, and			•	orogramr 255.	ned in tl	ne
7			SPH		R/W		0	SSI S	erial Clo	ck Phas	е					
								This b	it is only	applica	ble to th	e Freeso	cale SPI	Format.		
								The S it to ch either	PH contr nange st	ol bit sele ate. It ha	ects the as the m	clock ed ost impa	ge that c act on th	aptures e first bit n before	data an transm	itted by
										-		•		rst clock ck edge f	•	
6	i		SPO		R/W		0	SSI S	erial Clo	ck Polar	ity					
								This b	it is only	applica	ble to th	e Freeso	cale SPI	Format.		
								SSIC	lk pin. li		1, a stea	idy state	High va	ite Low v alue is pla l.		

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				<ul> <li>Value Frame Format</li> <li>0x0 Freescale SPI Frame Format</li> <li>0x1 Texas Intruments Synchronous Serial Frame Format</li> <li>0x2 MICROWIRE Frame Format</li> <li>0x3 Reserved</li> </ul>
3:0	DSS	R/W	0x00	SSI Data Size Select
				The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

# Register 2: SSI Control 1 (SSICR1), offset 0x004

**SSICR1** is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Co SSI0 bas Offset 0xi Type R/W	e: 0x400 004	0.8000	-													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved			I	I		ſ	r i
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						res	served					•	SOD	MS	SSE	LBM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:4		reserved		RO		0x00	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv		
3	•		SOD		R/W		0	SSI S	lave Mo	de Outp	ut Disab	le				
								syster slaves the se could	ns, it is p s in the s rial outp be tied t	oossible ystem w ut line. In ogether.	for the S hile ensi such sy To oper	SSI mast uring tha stems, the rate in su	ode (MS ter to bro at only or he TXD I uch a sys not drive	adcast and slave slave from stem, the slave stem, the stem, the stem, the stem, the stem, the stem, the stem stem stem stem stem stem stem ste	a messa drives da n multiple e SOD bi	ge to all ata onto e slaves t can be
								The S	OD value	es are de	efined as	s follows	5			
								Value	e Descri	ption						
								0	SSI ca	n drive s	SSITx O	utput in	Slave O	utput m	ode.	
								1	SSI m	ust not d	rive the	SSITx	output in	Slave r	node.	
2	<u>!</u>		MS		R/W		0	SSI M	laster/SI	ave Sele	ect					
										s Master d (SSE=0		e mode	and can	be moo	lified onl	y when
								The м	s values	s are def	ined as	follows:				
								Value	e Descri	ption						
								0	Device	e configu	red as a	a master				

1 Device configured as a slave.

1 Output of the transmit serial shift register is connected internally

to the input of the receive serial shift register.

# 查询"LM3S608"供应商

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				The SSE values are defined as follows:
				Value Description
				0 SSI operation disabled.
				1 SSI operation enabled.
				<b>Note:</b> This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				The LBM values are defined as follows:
				Value Description
				0 Normal serial port operation enabled.

### Register 3: SSI Data (SSIDR), offset 0x008

**SSIDR** is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

#### SSI Data (SSIDR)

SSI0 base: 0x4000.8000 Offset 0x008 Type R/W, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved RO RC RO RO RO RO RO RO RO RC RC RC RC RC RO RO Туре Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12 10 6 2 15 14 13 11 9 8 5 3 0 DATA R/W Туре 0 0 0 0 0 0 0 0 Reset 0 0 0 0 0 0 0 0 **Bit/Field** Description Name Туре Reset 31:16 reserved RO 0x0000 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 15:0 DATA R/W 0x0000 SSI Receive/Transmit Data A read operation reads the receive FIFO. A write operation writes the transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

# 查询"LM3S608"供应商

SSI Status (SSISR)

# Register 4: SSI Status (SSISR), offset 0x00C

**SSISR** is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

	reset 0x0 31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Γ						20	1	rese				1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RC
leset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					· ·	reserved	1	1			1	BSY	RFF	RNE	TNF	TF
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R 1
	0	0	Ū	Ū	Ū	Ū	0	Ū	Ū	Ū	0	Ū	0	0	·	
Bit/Fi	eld		Name		Туре		Reset	Descr	iption							
31:	5	r	reserved		RO		0x00	compa	atibility v	vith futur	e produ		value of	erved bit a reserv n.		
4			BSY		RO		0	SSI B	usy Bit							
								The B	sy value	es are de	efined as	s follows	:			
								Value	Descri	ption						
								0	SSI is	idle.						
								1		currently nit FIFO			d/or rec	eiving a	frame, c	r the
3			RFF		RO		0	SSI R	eceive F	IFO Ful	I					
								The R	FF value	es are de	efined as	s follows	:			
								Value	Descri	ption						
								0	Receiv	e FIFO	is not fu	11.				
								1	Receiv	e FIFO	is full.					
2			RNE		RO		0	SSI R	eceive F	IFO Not	t Empty					
								The R	NE value	es are de	efined as	s follows	:			
								Value	Descri	ption						
								0	Receiv	e FIFO	is empty	/.				
								1				npty.				

1

TNF

RO

1

0

1

SSI Transmit FIFO Not Full

Value Description

The TNF values are defined as follows:

Transmit FIFO is full. Transmit FIFO is not full.

Bit/Field	Name	Туре	Reset	Description
0	TFE	R0	1	SSI Transmit FIFO Empty
				The $\ensuremath{\mathtt{TFE}}$ values are defined as follows:
				Value Description
				0 Transmit FIFO is not empty.

Transmit FIFO is empty.

1

## Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

**SSICPSR** is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI Clock Prescale (SSICPSR)

SSI0 base: 0x4000.8000 Offset 0x010 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , , , , , , , , , , , , , , , , , ,		1	rese	rved	1				1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[	15	1	1		rved	10	1	1	,	r		CPSE	-	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv		
7:0	C	C	PSDVSF	र	R/W		0x00			scale Di st be an		umber fro	om 2 to	254, dep	pending	on the

This value must be an even number from 2 to 254, depending on t frequency of  $\tt SSIClk.$  The LSB always returns 0 on reads.

## Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI Interrupt Mask (SSIIM) SSI0 base: 0x4000.8000 Offset 0x014 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•				•	rese	rved						•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset						10	9	8	7		5	4	3	2		0
ſ	15	14	13	12	11		9 I erved	•	, 	6	5	4	TXIM	RXIM	1 RTIM	RORIM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	eld		Name		Туре	I	Reset	Descr	iption							
31:	4	I	reserved		RO		0x00						of a rese			
													value of a operation		ed bit sh	nould be
												-	operation			
3			TXIM		R/W		0	SSI Tr	ansmit I	FIFO Inte	errupt M	ask				
								The T	XIM valu	ues are o	defined a	as follow	/S:			
								Value	Descri	ption						
								0	TX FIF	O half-fi	ull or les	s condit	ion inter	rupt is m	asked.	
								1	TX FIF	O half-fi	ull or les	s condit	ion inter	rupt is no	ot mask	ed.
2			RXIM		R/W		0	SSI R	eceive F	IFO Inte	errupt Ma	ask				
								The T	FE value	es are de	efined as	s follows	:			
								Value	Descri	otion						
								0			ull or mo	ore cond	lition inte	errupt is	masked	
								1	RX FIF	O half-f	ull or mo	ore cond	lition inte	errupt is	not mas	ked.
1			RTIM		R/W		0	SSI R	eceive T	ime-Out	Interrup	ot Mask				
								The R	TIM valu	ues are o	defined a	as follow	/s:			
								Value	Descri	ntion						
								0		O time-	out inter	rupt is n	nasked.			
								1				•	ot mask	ed.		
												-				

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask
				The RORIM values are defined as follows:
				Value Description

- 0 RX FIFO overrun interrupt is masked.
- 1 RX FIFO overrun interrupt is not masked.

# Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The SSIRIS register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI0 base: 0x4000.8000 Offset 0x018 Type RO, reset 0x0000.0008

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r r		1	resei	ved	Í		1	1	Î	Î	1
_																
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1 1		г г 1	res	erved			1		1	TXRIS	RXRIS	RTRIS	RORRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descri	ption							
															_	
31:	:4		reserved		RO		0x00						of a rese		•	
								•			•	-	value of		ed bit sh	nould be
								preser	ved acr	oss a rea	ad-modi	fy-write	operatio	n.		
3			TXRIS		RO		1		onomiti		Intorr	unt Ctat				
3			IXRIS		RU		I	221 11	ansmit	FIFO Ra	w men	upt Stat	us			
								Indicat	tes that	the trans	smit FIF	O is half	f full or le	ess, whe	n set.	
2			RXRIS		RO		0	SSI Re	eceive F	IFO Rav	w Interru	upt Statu	IS			
								la alla at		41			<b>6</b> . II			
								Indica	tes that	the rece	ive FIFC	J is nair	full or m	ore, whe	en set.	
1			RTRIS		RO		0			Time-Out	Pow In	torrupt	Statue			
			IXIIXI0		NO		0	00110		ine-Oui		terrupt	Jiaius			
								Indicat	tes that	the rece	ive time	-out has	occurre	d, when	set.	
0			RORRIS		RO		0		aceive (	Dverrun	Raw Inte	arrunt St	tatus			
0					NO		U	551 R		Juchull		shupt S	alus			
								Indicat	tes that	the rece	ive FIFO	) has ov	rerflowed	d, when a	set.	

# Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The SSIMIS register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

#### SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 Offset 0x01C Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset											-					-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 RTMIS	0 RORMIS
					1		erved						TXMIS	RXMIS		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descri	ption							
31:	:4		reserved		RO		0	compa	atibility v	vith futur	e produc	cts, the v	of a rese value of operation	a reserv		
3			TXMIS		RO		0	SSI Tr	ansmit l	FIFO Ma	sked Int	errupt S	Status			
			-									•	full or le	ess, whe	n set.	
2			RXMIS		RO		0			IFO Ma						
2					NO		0					•	full or m	oro who	n oot	
								Inuica	les mai	line rece	IVEFIFC	15 Hall		ore, wrie	in set.	
1			RTMIS		RO		0	SSI R	eceive T	ime-Out	Masked	d Interru	pt Status	5		
								Indicat	tes that	the rece	ive time	-out has	occurre	d, when	set.	
0			RORMIS	;	RO		0	SSI Re	eceive C	Overrun	Masked	Interrup	t Status			
								Indicat	tes that	the rece	ive FIFC	) has ov	rerflowed	l, when s	set.	

# Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Inte SSI0 base Offset 0x0 Type W10	e: 0x4000 020	0.8000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved			I	1 1 1		I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							rese	rved							RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
Reset	U	U	0	0	0	0	0	0	0	0	0	U	0	0	U	0
Bit/F	ield	Name         Type         Reset         Description           reserved         RO         0x00         Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be														
31:	2	reserved RO 0x00 Software should not rely on the value of a reserved bit. To prov compatibility with future products, the value of a reserved bit sh preserved across a read-modify-write operation.														
1			RTIC		W1C		0			īme-Out						
								The R	TIC valu	ues are o	defined a	as follow	/S:			
								Value	Descri	ption						
								0		ect on in	terrupt.					
								1		interrup	•					
									cicaic	ap						
0			RORIC		W1C		0	SSI R	eceive C	Overrun I	nterrupt	Clear				
								The R	ORIC Va	lues are	defined	l as follo	ws:			
								Value	e Descri	ption						
								0	No effe	ect on in	terrupt.					
								1	Clears	interrup	t.					

# Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	, , , , , , , , , , , , , , , , , , ,			rese	rved	1	1			1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		1	1	PI	D4	1	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved	I	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	/ide 1ould be
7:	0		PID4		RO		0x00	SSI P	eriphera	I ID Reg	jister[7:0	]				
								Can b	e used l	oy softwa	are to id	entify the	e preser	ice of th	is periph	neral.

# Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 Offset 0xFD4 Type RO, reset 0x0000.0000

11	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1		r r		1	rese	rved	1			1		1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		I	•				PI	D5		1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		PID5		RO		0x00	SSI P	eriphera	I ID Reg	ister[15:	8]				
								Can b	e used l	oy softwa	are to id	entify the	e preser	ice of th	is periph	eral.

# Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 Offset 0xFD8 Type RO, reset 0x0000.0000

<i>.</i>																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	•	г <u>г</u>		1	rese	rved					1	1	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1	rese	rved		1	1				PI	D6	1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved	I	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:0	0		PID6		RO		0x00	SSI P	eriphera	I ID Reg	ister[23:	16]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of th	is periph	eral.

# Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved		1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset												0			U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1			1	PI	D7	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved	l	RO		0x00	compa	atibility w	vith futur	e produc	e value o cts, the v fy-write o	alue of	a reserv		
7:	0		PID7		RO		0x00	SSI P	eriphera	I ID Reg	ister[31:	24]				
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of th	is periph	eral.

October 01, 2007

# Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		•					•	rese	rved					•					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		I I I I I I I I I I I							PID0										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0			
	-	-	-	-	-	-	-	-		-		-	-	-		-			
Bit/F	ield	Name			Type Reset			Descr	iption										
31	:8	reserved			RO		0	compa	vare should not rely on the value of a reserved bit. To provide batibility with future products, the value of a reserved bit should be erved across a read-modify-write operation.										
7:	0	PID0			RO		0x22	SSI Peripheral ID Register[7:0]											
								Can b	Can be used by software to identify the presence of this peripheral.										

# Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		I	1 1		, , ,		1	rese	rved		1			1	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Resei												0			0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		reserved										PI	D1	I	1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/F	ield	Name			Type Reset			Descr	Description										
31	:8	reserved			RO 0x00			compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.										
7:	0	PID1			RO		0x00	SSI Peripheral ID Register [15:8]											
								Can b	Can be used by software to identify the presence of this peripheral.										

# Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1	I	· · ·		1	rese	rved	1				1	1	1			
Type	RO	RO	RO	RO 0	RO 0	RO 0	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO			
Reset	0	0	0				0	0	0	0	0	0	U	U	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		reserved								1	•	PII	D2	1	•	•			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0			
Bit/F	ield	Name			Type Reset			Descr	Description										
31	:8	reserved			RO	comp			tware should not rely on the value of a reserved bit. To provide npatibility with future products, the value of a reserved bit should be served across a read-modify-write operation.										
7:	0	PID2			RO		0x18	SSI P	SSI Peripheral ID Register [23:16]										
								Can b	Can be used by software to identify the presence of this peripheral.										

# Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1	1			1	rese	rved		1			1	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Resei															0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		reserved							PID3										
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1			
Bit/F	ield	Name			Type Reset			Descr	Description										
31	:8	reserved			RO		0x00	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.										
7:	0	PID3			RO		0x01	SSI Peripheral ID Register [31:24]											
								Can b	Can be used by software to identify the presence of this peripheral.										

October 01, 2007

#### Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 Offset 0xFF0 Type RO, reset 0x0000.000D

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·		•	rese	rved					•	•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0
Reset	15	14													1	0
ſ	15	14	1	13     12     11     10     9     8     7     6     5     4     3       reserved     CID0       CID0       CID0       CID0       CID0       O       RO     RO     RO     RO       RO     RO     RO     RO       O     O     O       O     RO     RO       RO     RO     RO       O     O       O     O       O     CID0       O     O       O     O       O     CID0       O     O       O     O       O     O       O     O       O     O       O     O       O     O       O <td< td=""><td></td><td>· ·</td><td></td></td<>							· ·					
				Tese	l veu											
Туре	RO	RO	RO											RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	·8		reserved		RO		0x00	Softw	are shou	ild not re	alv on the	a value d	of a rese	arved hit		vide
51.	.0		leselveu		RO		0,00								•	
								•	rved acro		•	-				
7.0	0				PO		0,00		rimeCall		otor [7:0	1				
7:0	0		CID0		RO		0x0D	331 P	rimeCell	ID Regi	ster [7:0	1				
								Provic	les softw	vare a st	andard o	cross-pe	ripheral	identific	RO RO 2 1 RO RO 1 0 /ed bit. To prov reserved bit sh	stem.

## Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1		· · ·		1	rese	rved		•				1	•			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		•	•	rese	rved		•	•			•	CI	D1	I	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0			
Bit/F	ield		Name		Туре		Reset	Descr	iption						RO RO R 0 0 0 2 1 0 RO RO R 0 0 0 ved bit. To provide reserved bit should				
31	:8		reserved		RO		0x00	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved b preserved across a read-modify-write operation.											
7:	0		CID1		RO		0xF0	SSI P	rimeCell	ID Reg	ister [15:	8]							
								Provid	des softv	vare a st	tandard	cross-pe	eripheral	identific	RO RO 0 0 2 1 RO RO 0 0 ved bit. To prov reserved bit sh	stem.			
						Provides software a standard cross-peripheral identification system													

#### Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·			rese	rved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
riccor	15	14	13	12	11										1	0
	10	1			rved	RO       RO <th< td=""><td></td></th<>										
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R0	RO	RO	RO
Reset	0	0	0	0	0											1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compatibility with future products, the value of a reserved bit should								
7:	0		CID2		RO		0x05	SSI P	rimeCell	ID Regi	ster [23:	16]				
								Provid	les softw	vare a st	andard o	cross-pe	ripheral	identific	RO 0 1 RO 0	stem.

## Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1 1		, , ,		1	rese	rved		I			1	1	
Type	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO
Reset	U	U	0	U	U	0	U	0	0	0	U	0	U	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		reserved									D3	1	1	
Туре	RO	RO							RO		RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.								
7:	0		CID3		RO		0xB1	SSI P	rimeCell	ID Regi	ister [31:	24]				
								Provid	des softv	vare a st	tandard	cross-pe	ripheral	identific	ation sy	stem.


## <u>查询"LM3S608"供应商</u> 14 Inter-Integrated Circuit (I<sup>2</sup>C) Interface

The Inter-Integrated Circuit ( $I^2C$ ) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external  $I^2C$  devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The  $I^2C$  bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S608 microcontroller includes one  $I^2C$  module, providing the ability to interact (both send and receive) with other  $I^2C$  devices on the bus.

Devices on the I<sup>2</sup>C bus can be designated as either a master or a slave. The Stellaris<sup>®</sup> I<sup>2</sup>C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. There are a total of four I<sup>2</sup>C modes: Master Transmit, Master Receive, Slave Transmit, and Slave Receive. The Stellaris<sup>®</sup> I<sup>2</sup>C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the  $I^2C$  master and slave can generate interrupts; the  $I^2C$  master generates interrupts when a transmit or receive operation completes (or aborts due to an error) and the  $I^2C$  slave generates interrupts when data has been sent or requested by a master.

## 14.1 Block Diagram




#### Figure 14-1. I<sup>2</sup>C Block Diagram

## 14.2 Functional Description

I<sup>2</sup>C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I<sup>2</sup>C bus configuration is shown in Figure 14-2 on page 330.

See "I<sup>2</sup>C" on page 388 for I<sup>2</sup>C timing diagrams.

Figure 14-2. I<sup>2</sup>C Bus Configuration



#### 14.2.1 I<sup>2</sup>C Bus Functional Overview

The I<sup>2</sup>C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris<sup>®</sup> microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are high.

Every transaction on the I<sup>2</sup>C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 330) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

#### 14.2.1.1 START and STOP Conditions


The protocol of the  $I^2C$  bus defines two states to begin and end a transaction: START and STOP. A high-to-low transition on the SDA line while the SCL is high is defined as a START condition, and a low-to-high transition on the SDA line while SCL is high is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 14-3 on page 330.



#### Figure 14-3. START and STOP Conditions

#### 14.2.1.2 Data Format with 7-Bit Address


Data transfers follow the format shown in Figure 14-4 on page 331. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit ( $\mathbb{R}/S$  bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.



The first seven bits of the first byte make up the slave address (see Figure 14-5 on page 331). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.

Data


#### Figure 14-5. R/S Bit in First Byte



#### 14.2.1.3 **Data Validity**

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is low (see Figure 14-6 on page 331).

#### Figure 14-6. Data Validity During Bit Transfer on the I<sup>2</sup>C Bus



#### 14.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 331.

When a slave receiver does not acknowledge the slave address, SDA must be left high by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

#### 14.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is high. During arbitration, the first of the competing master devices to place a '1' (high) on SDA while another master transmits a '0' (low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

#### 14.2.2 Available Speed Modes

The I<sup>2</sup>C clock rate is determined by the parameters: CLK\_PRD, TIMER\_PRD, SCL\_LP, and SCL\_HP.

where:

CLK\_PRD is the system clock period

 $SCL_LP$  is the low phase of SCL (fixed at 6)

SCL\_HP is the high phase of SCL (fixed at 4)

TIMER\_PRD is the programmed value in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register (see page 349).

The I<sup>2</sup>C clock period is calculated as follows:

SCL\_PERIOD = 2\*(1 + TIMER\_PRD)\*(SCL\_LP + SCL\_HP)\*CLK\_PRD

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
```

yields a SCL frequency of:

1/T = 333 Khz

Table 14-1 on page 332 gives examples of timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 Mhz	0x01	100 Kbps	-	-
6 Mhz	0x02	100 Kbps	-	-
12.5 Mhz	0x06	89 Kbps	0x01	312 Kbps
16.7 Mhz	0x08	93 Kbps	0x02	278 Kbps
20 Mhz	0x09	100 Kbps	0x02	333 Kbps
25 Mhz	0x0C	96.2 Kbps	0x03	312 Kbps
33Mhz	0x10	97.1 Kbps	0x04	330 Kbps
40Mhz	0x13	100 Kbps	0x04	400 Kbps

Table 14-1. Examples of I<sup>2</sup>C Master Timer Period versus Speed Mode

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
50Mhz	0x18	100 Kbps	0x06	357 Kbps

#### 14.2.3 Interrupts

The I<sup>2</sup>C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I<sup>2</sup>C master and I<sup>2</sup>C modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

#### 14.2.3.1 I<sup>2</sup>C Master Interrupts

The I<sup>2</sup>C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I<sup>2</sup>C master interrupt, software must write a '1' to the I<sup>2</sup>C Master Interrupt Mask (I2CMIMR) register. When an interrupt condition is met, software must check the ERROR bit in the I<sup>2</sup>C Master Control/Status (I2CMCS) register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the I<sup>2</sup>C Master Interrupt Clear (I2CMICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the **I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS)** register.

#### 14.2.3.2 I<sup>2</sup>C Slave Interrupts

The slave module generates interrupts as it receives requests from an I<sup>2</sup>C master. To enable the I<sup>2</sup>C slave interrupt, write a '1' to the I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I<sup>2</sup>C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I<sup>2</sup>C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a '1' to the I<sup>2</sup>C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS) register.

#### 14.2.4 Loopback Operation

The I<sup>2</sup>C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I<sup>2</sup>C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.


## 14.2.5 Command Sequence Flow Charts

This section details the steps required to perform the various  $I^2C$  transfer types in both master and slave mode.


#### 14.2.5.1 I<sup>2</sup>C Master Command Sequences

The figures that follow show the command sequences available for the I<sup>2</sup>C master.







## 查询"LM3S608"供应商 Figure 14-8. Master Single RECEIVE




## <u>查询"LM3S608"供应商</u> Figure 14-9. Master Burst SEND




#### <u>查询"LM3S608"供应商</u> Figure 14-10. Master Burst RECEIVE



#### <u>查询"LM3S608"供应商</u> Figure 14-11. Master Burst RECEIVE after Burst SEND




## <u>查询"LM3S608"供应商</u> Figure 14-12. Master Burst SEND after Burst RECEIVE



## 14.2.5.2 I<sup>2</sup>C Slave Command Sequences

Figure 14-13 on page 340 presents the command sequence available for the  $I^2C$  slave.

Figure 14-13. Slave Command Sequence



## 14.3 Initialization and Configuration

The following example shows how to configure the  $I^2C$  module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I<sup>2</sup>C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I<sup>2</sup>C Master by writing the I2CMCR register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1;
TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1;
TPR = 9
```

Write the I2CMTPR register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- Initiate a single byte send of the data from Master to Slave by writing the I2CMCS register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

## 14.4 I<sup>2</sup>C Register Map

Table 14-2 on page 341 lists the  $I^2C$  registers. All addresses given are relative to the  $I^2C$  base addresses for the master and slave:

- I<sup>2</sup>C Master 0: 0x4002.0000
- I<sup>2</sup>C Slave 0: 0x4002.0800

#### Table 14-2. Inter-Integrated Circuit (I<sup>2</sup>C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I <sup>2</sup> C Maste	r				
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	343
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	344
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	348
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	349
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	350
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	351
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	352
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	353
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	354
I <sup>2</sup> C Slave					
0x000	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	356
0x004	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	357
0x008	I2CSDR	R/W	0x0000.0000	I2C Slave Data	359
0x00C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	360

Offset	Name	Туре	Reset	Description	See page
0x010	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	361
0x014	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	362
0x018	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	363

## 14.5 **Register Descriptions (I<sup>2</sup>C Master)**

The remainder of this section lists and describes the I<sup>2</sup>C master registers, in numerical order by address offset. See also "Register Descriptions (I2C Slave)" on page 355.

## Register 1: I<sup>2</sup>C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

#### I2C Master Slave Address (I2CMSA)

I2C Master 0 base: 0x4002.0000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	1	і і		1	rese	rved	1 1		1	1	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		T	1	rese	erved		1	-		1	ſ	SA	1	T	1	R/S		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Fi	ield		Name		Туре		Reset	Descr	iption									
31:	8		reserved	l	RO		0x00	compa	atibility v	vith futur	e produ	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0						
7:1	1		SA		R/W		0	I <sup>2</sup> C SI	ave Add	lress								
								This fi	eld spec	cifies bits	s A6 thro	ough A0	of the sl	lave add	ress.			
0			R/S		R/W		0	Recei	ve/Send	l								
								The ${\tt R/S}$ bit specifies if the next operation is a Receive (High) or Send (Low).										
								0: Ser	nd									
								1: Receive										

## **Register 2: I<sup>2</sup>C Master Control/Status (I2CMCS), offset 0x004**

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I<sup>2</sup>C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the  $I^2C$  Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the  $I^2C$  module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the  $I^2C$  bus controller to send an acknowledge automatically after each byte. This bit must be reset when the  $I^2C$  bus controller requires no further data to be sent from the slave transmitter.

#### **Read-Only Status Register**

#### I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO
10000	15	14	13	12	11						-			-		-
[	15	1	10	12	reserved	10	1	1	,	BUSBSY	IDLE	ARBLST			ERROR	BUSY
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	BO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31:	7	I	reserved		RO		0x00	compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
6		I	BUSBSY		RO		0	Bus B	usy							
								otherv	vise, the	e bus is id				·	,	,
5			IDLE		RO		0	I <sup>2</sup> C IdI	е							
									•				e. If set	, the con	troller is	idle;
4			ARBLST		RO		0	Arbitra	ation Lo	st						
							0       0						er lost			

Bit/Field	Name	Туре	Reset	Description
3	DATACK	RO	0	Acknowledge Data
				This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error
				This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	RO	0	I <sup>2</sup> C Busy
				This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

#### Write-Only Control Register

#### I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1	rese	rved			1	1	1	1	
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1		res	erved	1		1		1	АСК	STOP	START	RUN
Туре	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31: 3	:4		Name reserved ACK	t	Type WO WO	VO 0x00 Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved to preserved across a read-modify-write operation.							•			
5			ACK		wo		0	Data Acknowledge Enable When set, causes received data byte to be acknowledged a by the master. See field decoding in Table 14-3 on page 34							natically	
2			STOP		WO		0	Gene	rate STC	)P						
										uses the able 14-3	-		e STOP	conditio	on. See f	eld

<u>查询"LM3S60</u>	8"供应商			
Bit/Field	Name	Туре	Reset	Description
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 14-3 on page 346.
0	RUN	WO	0	I <sup>2</sup> C Master Enable
				When set, allows the master to send or receive data. See field decoding in Table 14-3 on page 346.

#### Table 14-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	
Idle	0	X <sup>a</sup>	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).
	0	х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-op	perations.	NOP.
Master Transmit	Х	х	0	0	1	SEND operation (master remains in Master Transmit state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state).
	Х	х	1	0	1	SEND followed by STOP condition (master goes to Idle state).
	0	х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).
	0	х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-op	perations.	NOP.

	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	
Master Receive	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). <sup>b</sup>
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other co	mbination	s not listed	are non-op	berations.	NOP.

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

## Register 3: I<sup>2</sup>C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C Maste I2C Maste Offset 0x0 Type R/M	er 0 bas 008	e: 0x400														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	T	т т		1	rese	rved	1	1	r			i -	ſ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	Î	res	i i erved		Î	Î		1	Î	l D/	ATA		Î	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name	9	Туре		Reset	Descr	iption							
31	:8		reserve	ed	RO		0x00	compa	atibility v	with futur	e produ	cts, the	of a rese value of a operation	a reserv	•	
7:	0		DATA		R/W		0x00	Data <sup>-</sup>	Transfer	red						
								Data t	ransferr	ed durin	g transa	ction.				

## Register 4: I<sup>2</sup>C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

I2C Master Timer Period (I2CMTPR)
-----------------------------------

I2C Master 0 base: 0x4002.0000 Offset 0x00C Type R/W, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		, , ,			г <u>г</u>		1	rese	rved	1 1					1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		1 1		rese	rved		T	1		1	1	I Ti	I PR I	ſ	I					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1				
Bit/Fi	ield		Name		Туре		Reset	Description												
31:	8	r	eserved		RO		0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
7:0	D		TPR		R/W		0x1	SCL Clock Period												
								This fi	This field specifies the period of the SCL clock.											
								SCL_PRD = 2*(1 + TPR)*(SCL_LP + SCL_HP)*CLK_PRD												
								where	:											
								SCL_PRD is the SCL line period (I <sup>2</sup> C clock).												
								TPR is the Timer Period register value (range of 1 to 255).												
								SCL_I	LP is the	SCL Lo	w period	d (fixed a	at 6).							
							SCL_H	SCL_HP is the SCL High period (fixed at 4).												

## Register 5: I<sup>2</sup>C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Master Interrupt Mask (I2CMIMR)
-------------------------------------

I2C Master 0 base: 0x4002.0000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
reser	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	1	1	12	î	10		reserved	, 			-		-	· · ·	UM I
								reserveu								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset		iption							
31	:1		reserved		RO		0x00	compa	atibility v	vith futur	ely on the e produc ad-modif	cts, the v	alue of	a reserv	•	
0			IM		R/W		0	Interru	upt Mask	K						
								This b	it contro	ls wheth	ner a raw	/ interrup	ot is pror	noted to	a contro	oller

interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

# <u>查询"LM3S608"供应商</u> Register 6: I<sup>2</sup>C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

#### I2C Master Raw Interrupt Status (I2CMRIS)

I2C Maste Offset 0x0 Type RO,	er 0 bas 014	se: 0x400			,											
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1	г <u>г</u>		1	reser	ved	T	1	1	, ,	1	,	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	Î	Î	r r		1	reserved		1	r	Ì	1	1	î	RIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	Description							
31	:1		reserve	d	RO		0x00 Software should not rely on the compatibility with future products preserved across a read-modify-		icts, the	value of	a reserv	•				
0	)		RIS		RO		0	Raw Ir	nterrupt	Status						
									•			•			ing) of th , an inter	

not pending.

## Register 7: I<sup>2</sup>C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

#### I2C Master Masked Interrupt Status (I2CMMIS)

I2C Master 0 base: 0x4002.0000

Offset 0x018

Type	RO,	reset	0x0000.0000	

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, , ,		r r		1	rese	rved	1	1			T	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							•	reserved		1	1					MIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
			N		<b>T</b>		Decet	Deres	· 41							
Bit/F	ieia		Name		Туре	1	Reset	Descr	iption							
31:	:1		reserved		RO		0x00	compa	atibility v	with futu	re produ	e value o cts, the v ify-write o	alue of	a reserv	•	
0			MIS		RO		0	Maske	ed Interr	rupt Stat	us					
								This b	it specif	ies the ra	aw interr	upt state	(after m	asking)	of the I <sup>2</sup> C	master

This bit specifies the raw interrupt state (after masking) of the I<sup>2</sup>C master block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

## Register 8: I<sup>2</sup>C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

I2C Master Interrupt	Clear (I2CMICR)
----------------------	-----------------

I2C Master 0 base: 0x4002.0000 Offset 0x01C Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1					rese	rved I		1				1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				1	reserved			•				•	IC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	wo
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:1		reserved		RO		0x00	compa	atibility v	/ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
0	0 IC				WO		0	Interru	upt Clear	-						
								This b	it contro	Is the cl	earing of	f the raw	interrup	ot. A writ	e of 1 cle	ears the

interrupt; otherwise, a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

## Register 9: I<sup>2</sup>C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C Master Configuration (I2CMCR)

I2C Master 0 base: 0x4002.0000 Offset 0x020 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
			1 1				1	rese	rved											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
I	10	1	1 1	12	r r		1	1	, 				0	<u> </u>		<u> </u>				
					reser						SFE	MFE		reserved		LPBK				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	R/W				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
Bit/F	ield		Name		Туре		Reset	Descr	iption											
					71			Description												
31:	:6	reserved RO 0x00					Software should not rely on the value of a reserved bit. To provide													
								compa	atibility w	/ith futur	e produ	cts, the v	alue of	f a reserve	d bit sh	nould be				
								prese	ved acr	oss a re	ad-modi	fy-write o	operatio	on.						
5			SFE		R/W		0	I <sup>2</sup> C SI	ave Fun	ction En	able									
								Thio b	it on ooif	oo what	hor the i	ntorfago	maya	perate in S		ando If				
									•					mode is d						
								301, 01				.1101 W13C,	Olave	inouc is u	ISabice					
4			MFE		R/W		0	I <sup>2</sup> C Master Function Enable												
									•					perate in N						
													e, Mast	er mode is	s disab	led and				
								the int	errace c	IOCK IS C	lisabled.									
3:	1		reserved		RO		0x00	Softw	aro chou	uld not re	oly on th	o voluo d	of a roc	erved bit.	To prov	<i>i</i> ido				
5.	1		reserveu		RU		0,000							f a reserve	•					
								•			•	fy-write o								
								preser	veu acri	055 0 10	au-moui	iy-write t	peratit	JII.						
0			LPBK		R/W		0	I <sup>2</sup> C Loopback												
								Thic h	it onocif	oo what	hor the	ntorface	in one	roting nor	nolly o	r in				
									•				•	rating norr est mode						
								•			,				ioopba	UN				
								configuration; otherwise, the device operates normally.												

## 14.6 Register Descriptions (I2C Slave)

The remainder of this section lists and describes the  $l^2C$  slave registers, in numerical order by address offset. See also "Register Descriptions ( $l^2C$  Master)" on page 342.

I2C Slave Own Address (I2CSOAR)

## 查询"LM3S608"供应商

## Register 10: I<sup>2</sup>C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris<sup>®</sup>  $I^2C$  device on the  $I^2C$  bus.

I2C Slave Offset 0x0 Type R/W	000															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , ,		1	rese	l erved	1		1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		reserved		Î	1	1		1	Ì	OAR	Î	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Desci	ription							
31:	31:7 reserved			RO 0xi		0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	value of	a reserv	•		
6:0	6:0		OAR	R/W	W 0x00		I <sup>2</sup> C S	lave Owi	n Addres	SS						
							This f	ield spec	cifies bits	s A6 thro	ough A0	of the sl	ave add	lress.		

## Register 11: I<sup>2</sup>C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris<sup>®</sup> device detects its own slave address and receives the first data byte from the I<sup>2</sup>C master. The Receive Request (RREQ) bit indicates that the Stellaris<sup>®</sup> I<sup>2</sup>C device has received a data byte from an I<sup>2</sup>C master. Read one data byte from the I<sup>2</sup>C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris<sup>®</sup> I<sup>2</sup>C device is addressed as a Slave Transmitter. Write one data byte into the I<sup>2</sup>C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris<sup>®</sup> I<sup>2</sup>C slave operation.

#### **Read-Only Status Register**

#### I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
							т т	rese	rved			1							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
							reserved					•		FBR	TREQ	RREQ			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/F	ield		Name		Туре		Reset	Descr	iption										
31	:3	reserved			RO		0x00	Software should not rely on the value of a reserved bit. To provide											
		16561760						compa	atibility	with futur	e produ	cts, the v	value of	a reserv					
		FBR						prese	rved ac	oss a rea	ad-modi	fy-write	operatio	n.					
2			FBR		RO		0	First E	Byte Re	ceived									
		FBR						Indica	tes that	the first b	vte follo	wina the	slave's	own add	ress is re	ceived			
										valid wh	•	-							
								when	data ha	s been re	ead fron	n the <b>I2C</b>	SDR reg	gister.					
								Note:	Thi	s bit is no	ot used t	for slave	transmi	t operati	ons.				
1			TREQ		RO		0	Trans	mit Req	uest									
							-					h a 1 <sup>2</sup> 0 al							
										fies the s ests. If se									
										d uses c									
								been	written t	o the <b>I2C</b>									
								transn	nit requ	est.									
0			RREQ		RO		0	Recei	ve Requ	uest									
								This h	it specit	ies the s	tatus of	the I <sup>2</sup> C s	lave with	n regard	s to outs	tanding			
										sts. If se									
								the I <sup>2</sup>	C maste	r and us	es clock	stretchi	ng to de	lay the r	naster u	ntil the			
										n read fro	om the la	2CSDR	register.	Otherwi	se, no re	eceive			
								data is	s outsta	naing.									

## Write-Only Control Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
					. '		'	rese	rved					•			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1 1		· · ·		1	reserved						1		DA	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0	
100001	Ū	Ū	Ū	0	0	Ū	Ū	Ū	Ū	Ū	Ū	0	Ū	Ū	Ū	Ū	
Bit/F	Bit/Field Name				Type Rese			Descr	iption								
31	:1		reserved		RO 0x00			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b preserved across a read-modify-write operation.									
0	1		DA		WO		0	Devic	e Active								
								1=Ena	ables the	e l <sup>2</sup> C sla	ve opera	ition.					

0=Disables the  $I^2C$  slave operation.

## <u>查询"LM3S608"供应商</u> Register 12: I<sup>2</sup>C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C Slave I2C Slave Offset 0x0 Type R/W	e 0 base: 008	0x4002.0	0080														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			, , , ,				1	rese	rved I	1		1	1		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset	0	0	0	0	0	U	U	U	0	U	U	U	U	U	0	U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
reserved DATA											ATA		1	'			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
Bit/Field 31:8			reserved			RO 0x00			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
7:0 DATA R/W 0x0 Data for Transfer								sfer									
7:0 DATA R/W 0x0 Data for T This field o operation.								ains the o	data for	transfer	during a	slave re	ceive or	transmit			

I2C Slave Interrupt Mask (I2CSIMR)

## 查询"LM3S608"供应商

## Register 13: I<sup>2</sup>C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

Offset 0x	00C	0x4002.0 x0000.00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved	1				1	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										1				r	1	IM
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	Reset 0 0 0		0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре		Reset	Descri	iption							
31	:1	I	reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
0	0				R/W		0	Interru	ipt Masl	ĸ						
											v interrup not mask	•				

otherwise, the interrupt is masked.

#### October 01, 2007

# <u>查询"LM3S608"供应商</u> Register 14: I<sup>2</sup>C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

I2C Slave Raw	/ Interrupt Status	(I2CSRIS)
---------------	--------------------	-----------

I2C Slave 0 base: 0x4002.0800 Offset 0x010 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	rese	rved	1				1		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•					•	reserved					1		1	RIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
React	0	Ū	0	0	Ū	U	0	0	Ū	Ū	0	Ū	Ū	0	0	Ū
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:1		reserved	1	RO		0x00	compa	atibility v	vith futur	e produ	ie value o icts, the v ify-write o	alue of	a reserv	•	
0			RIS		RO		0	Raw I	nterrupt	Status						
									•			rupt state is pendir			0,	

pending.

### Register 15: I<sup>2</sup>C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

#### I2C Slave Masked Interrupt Status (I2CSMIS)

I2C Slave 0 base: 0x4002.0800 Offset 0x014 Type RO, reset 0x0000.0000

1	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	· · ·		1	rese	rved		1			1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	, , ,		1	reserved			1			1	1	MIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:1		reserved	l	RO		0x00	compa	atibility w	/ith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
0	)		MIS		RO		0	Maske	ed Interr	upt Stati	us					
								This b	it specifi	es the ra	aw inter	rupt state	e (after n	nasking)	of the I <sup>2</sup>	<sup>2</sup> C slave

block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

# <u>查询"LM3S608"供应商</u> Register 16: I<sup>2</sup>C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt.

I2C Slave I	nterrupt Clear	(I2CSICR)
-------------	----------------	-----------

I2C Slave 0 base: 0x4002.0800 Offset 0x018 Type WO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					•	rese	rved		1			1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1				•	reserved			•		1	1	1	IC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0
Bit/F		-	Name	-	Туре	-	Reset	Descr	iption	-	-	-	-	·	-	-
31	:1		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
0			IC		WO		0	Clear	Interrup	t						
						This bit controls the clearing of the raw interrupt. A write of 1 clears the										

interrupt; otherwise a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

# 15 Analog Comparator

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S608 controller provides one analog comparator that can be configured to drive an output or generate an interrupt or ADC event.

**Note:** Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables for more information.


A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

#### 15.1 Block Diagram






## 15.2 Functional Description

Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 15-2 on page 365, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.



A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin or generate an analog-to-digital converter (ADC) trigger.


Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

ACCNTL0	Com	Comparator 0											
ASRCP	VIN-	VIN+	Output	Interrupt	ADC Trigger								
00	C0-	C0+	C0o	yes	yes								
01	C0-	C0+	C0o	yes	yes								
10	C0-	Vref	C0o	yes	yes								
11	C0-	reserved	C0o	yes	yes								

#### 15.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 15-3 on page 366. This is controlled by a single configuration register (**ACREFCTL**). Table 15-2 on page 366 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.







	Register	Output Reference Voltage Based on VREF Field Value							
EN Bit Value	RNG Bit Value								
EN=0	RNG=X	0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.							
EN=1	RNG=0	Total resistance in ladder is 32 R. $V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$ $V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{32}$ $V_{REF} = 0.825 + 0.103  VREF$							
		The range of internal reference in this mode is 0.825-2.37 V.							
	RNG=1	Total resistance in ladder is 24 R. $V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$ $V_{REF} = AV_{DD} \times \frac{(VREF)}{24}$ $V_{REF} = 0.1375 \times V_{REF}$ The range of internal reference for this mode is 0.0-2.0625 V.							

# **15.3** Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with CO- as a GPIO input.

- Configure the internal voltage reference to 1.65 V by writing the ACREFCTL register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C0o pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

#### 15.4 Register Map

Table 15-3 on page 367 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Offset	Name	Туре	Reset	Description	See page
0x00	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	368
0x04	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	369
0x08	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	370
0x10	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	371
0x20	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	372
0x24	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	373

Table 15-3. Analog Comparators Register Map

#### **15.5** Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

#### Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparator.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000

Offset 0x00 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1	rese	rved	1					1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neget																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			1	reserved		1					1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:1		reserved	ł	RO		0x00	compa	atibility v	vith futur	e produ	ie value o icts, the v ify-write o	alue of	a reserv	•	
0			IN0		R/W1C		0	Comp	arator 0	Masked	Interru	pt Status				
										sked inte ling inter	•	ate of this	s interru	pt. Write	e 1 to thi	s bit to

#### Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparator.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x04 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					•	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•					1	reserved								IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:1		reserved		RO		0x00	compa	are shou atibility w	ith futur	e produ	cts, the v	alue of	a reserv		
0			IN0		RO		0	Comp	arator 0	Interrup	t Status					
								When set, indicates tha 0.		at an inte	errupt ha	s been g	enerate	d by com	nparator	

#### Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparator.

Analog Comparator Interrupt	Enable (ACINTEN)
-----------------------------	------------------

Base 0x4003.C000

Offset 0x08 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					•	rese	rved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	т т		r r		1	reserved						r	1	IN0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:1		reserved		RO		0x00	compa	are shou atibility w	/ith futur	e produ	cts, the v	alue of	a reserv	•	
0			IN0		R/W		0	•	arator 0 set, ena	•			ipt from t	the com	oarator C	output.

#### Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

#### Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x10 Type R/W, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	.,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1			1	rese	rved	1	1	1		1	1	-
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved			EN	RNG		rese	rved	1		VF	REF	1
Туре	RO	RO	RO	RO	RO 0	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	U	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
04.	10						000	Caffred		مراما بم مرامات				المتعالمة	<b>T</b> a	ر. مام
31:	10		reserved		RO		0x00	compa	atibility	uld not re with futur ross a rea	e produ	cts, the v	alue of	a reserv		
												.,				
9	)		EN		R/W		0	Resis	tor Lado	der Enabl	le					
								resiste		ecifies wl r is unpo				•		-
										et to 0 so wer if not					umes th	e least
8	5		RNG		R/W		0	Resis	tor Lado	der Rang	е					
								ladder		pecifies t otal resis 24 R.						
7:	4		reserved	I	RO		0x00	compa	atibility	uld not re with futur ross a rea	e produ	cts, the v	alue of	a reserv	•	
3:	0		VREF		R/W		0x00	Resis	tor Lado	der Voltag	ge Ref					
								an an the inf	alog mu ternal re	field spec Iltiplexer.	The vo voltage	ltage cor available	respond e for con	ling to th nparison	e tap po . See Ta	sition is

15-2 on page 366 for some output reference voltage examples.

#### Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20

This register specifies the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)	
Base 0x4003.C000	

Offset 0x20 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	Ì		r r		1	rese	rved		I	1	1	1	Ì	
Turne	RO	RO	RO	RO	RO	RO	RO	RO	L RO	RO	RO	RO	RO	RO	RO	RO
Type Reset	RU 0	0 RU	0	КО 0	0	0 RU	RU 0	0	0	0	RU 0	0	RU 0	RU 0	0 RU	КО 0
Reser	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	ı ı		1 100	i erved	1			1	1	1	OVAL	reserved
					1		les	erveu	1						OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	iald		Nomo		Turne		Deast	Decer	intion							
Bit/F	leiu		Name		Туре		Reset	Descr	iption							
21			racariad				0,000	Coffu	oro obou	ld not re	alv on t		of a rea	on ad hi	+ To prov	ida
31:	.2		reserved		RO		0x00					he value			•	
								•			•	ucts, the			ved bit si	iouid be
								prese	rved acr	oss a re	ad-moc	dify-write	operatio	on.		
			0.41		50		•	0								
1			OVAL		RO		0	Comp	arator C	utput va	alue					
								The O	VAL bit :	specifies	the cu	rrent out	put valu	e of the	compara	ator.
0			reserved		RO		0	Softwa	are shoi	ild not re	elv on ti	he value	of a res	erved bi	t To prov	vide
Ũ			10001100		no		U					ucts, the			•	
								•			•	dify-write				
								prese		033 4 16		iny-write	operatio			

#### Register 6: Analog Comparator Control 0 (ACCTL0), offset 0x24

This register configures the comparator's input and output.

Analog Comparator Control 0 (ACCTL0)	
Base 0x4003.C000	

Offset 0x24 Type R/W, reset 0x0000.0000


.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[		1	1		1 1		1	rese	rved		1	1 1				1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	erved		TOEN		RCP	reserved	TSLVAL	TS	SEN	ISLVAL	ISE		CINV	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:1	12	I	reserved		RO		0x00	compa	atibility w	ith futur/	re produ	e value c cts, the v ify-write c	alue of a	a reserv	•	
11			TOEN		R/W		0	Trigge	er Output	Enable	;					
								The TOEN bit enables the ADC event transmission to the ADC. If 0, the event is suppressed and not sent to the ADC. If 1, the event is transmitted to the ADC.							If 0, the	
10:	9		ASRCP		R/W		0x00	Analo	g Source	e Positiv	/e					
												ource of i ings for th				terminal
								Value	Functio	on						
								0x0	Pin val	ue						
								0x1	Pin val	ue of C	0+					
								0x2	Interna	I voltage	e referei	nce				
								0x3	Reserv	ved						
8		I	reserved		RO		0	compa	atibility w	ith futur/	re produ	ie value c icts, the v ify-write c	alue of a	a reserv		
7			TSLVAL		R/W		0	Trigge	er Sense	Level V	/alue					
								The TSLVAL bit specifies the sense value of the input that generates an ADC event if in Level Sense mode. If 0, an ADC event is generate if the comparator output is Low. Otherwise, an ADC event is generate if the comparator output is High.						nerated		

Bit/Field	Name	Туре	Reset	Description
6:5	TSEN	R/W	0x0	Trigger Sense
				The <b>TSEN</b> field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see TSLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
4	ISLVAL	R/W	0	Interrupt Sense Level Value
				The ISLVAL bit specifies the sense value of the input that generates an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

# <u>查询"LM3S608"供应商</u> 16 Pin Diagram

Figure 16-1 on page 375 shows the pin diagram and pin-to-signal-name mapping.





LM3S608

# 查询"LM3S608"供应商 17 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 17-1 on page 376 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 17-2 on page 378 lists the signals in alphabetical order by signal name.

Table 17-3 on page 380 groups the signals by functionality, except for GPIOs. Table 17-4 on page 381 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	ADC0	I	Analog	Analog-to-digital converter input 0.
2	ADC1	I	Analog	Analog-to-digital converter input 1.
3	ADC2	I	Analog	Analog-to-digital converter input 2.
4	ADC3	I	Analog	Analog-to-digital converter input 3.
5	RST	I	TTL	System reset input.
6	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.
7	VDD	-	Power	Positive supply for I/O and some logic.
8	GND	-	Power	Ground reference for logic and I/O pins.
9	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
10	OSC1	0	Analog	Main oscillator crystal output.
11	PC7	I/O	TTL	GPIO port C bit 7
	CCP4	I/O	TTL	Capture/Compare/PWM 4
12	PC6	I/O	TTL	GPIO port C bit 6
	CCP3	I/O	TTL	Capture/Compare/PWM 3
13	PC5	I/O	TTL	GPIO port C bit 5
	CCP1	I/O	TTL	Capture/Compare/PWM 1
14	PC4	I/O	TTL	GPIO port C bit 4
15	VDD	-	Power	Positive supply for I/O and some logic.
16	GND	-	Power	Ground reference for logic and I/O pins.
17	PAO	I/O	TTL	GPIO port A bit 0
	UORx	I	TTL	UART module 0 receive
18	PA1	I/O	TTL	GPIO port A bit 1
	UOTx	0	TTL	UART module 0 transmit
19	PA2	I/O	TTL	GPIO port A bit 2
	SSIClk	I/O	TTL	SSI clock
20	PA3	I/O	TTL	GPIO port A bit 3
	SSIFss	I/O	TTL	SSI frame

#### Table 17-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
21	PA4	I/O	TTL	GPIO port A bit 4
	SSIRx		TTL	SSI module 0 receive
22	PA5	I/O	TTL	GPIO port A bit 5
	SSITx	0	TTL	SSI module 0 transmit
23	VDD	-	Power	Positive supply for I/O and some logic.
24	GND	-	Power	Ground reference for logic and I/O pins.
25	PDO	I/O	TTL	GPIO port D bit 0
26	PD1	I/O	TTL	GPIO port D bit 1
27	PD2	I/O	TTL	GPIO port D bit 2
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
28	PD3	I/O	TTL	GPIO port D bit 3
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
29	PBO	I/O	TTL	GPIO port B bit 0
	CCP0	I/O	TTL	Capture/Compare/PWM 0
30	PB1	I/O	TTL	GPIO port B bit 1
	CCP2	I/O	TTL	Capture/Compare/PWM 2
31	GND	-	Power	Ground reference for logic and I/O pins.
32	VDD	-	Power	Positive supply for I/O and some logic.
33	PB2	I/O	TTL	GPIO port B bit 2
	I2CSCL	I/O	OD	I2C module 0 clock
34	PB3	I/O	TTL	GPIO port B bit 3
	I2CSDA	I/O	OD	I2C module 0 data
35	PEO	I/O	TTL	GPIO port E bit 0
36	PE1	I/O	TTL	GPIO port E bit 1
37	PC3	I/O	TTL	GPIO port C bit 3
	TDO	0	TTL	JTAG TDO and SWO
	SWO	0	TTL	JTAG TDO and SWO
38	PC2	I/O	TTL	GPIO port C bit 2
	TDI	I	TTL	JTAG TDI
39	PC1	I/O	TTL	GPIO port C bit 1
	TMS	I/O	TTL	JTAG TMS and SWDIO
	SWDIO	I/O	TTL	JTAG TMS and SWDIO
40	PC0	I/O	TTL	GPIO port C bit 0
	TCK	1	TTL	JTAG/SWD CLK
	SWCLK		TTL	JTAG/SWD CLK
41	PB7	I/O	TTL	GPIO port B bit 7
	TRST		TTL	JTAG TRSTn
42	PB6	I/O	TTL	GPIO port B bit 6
	C0+		Analog	Analog comparator 0 positive input
43	PB5	I/O	TTL	GPIO port B bit 5
	CCP5	I/O	TTL	Capture/Compare/PWM 5

Pin Number	Pin Name	Pin Type	Buffer Type	Description
44	PB4	I/O	TTL	GPIO port B bit 4
	C0-	I	Analog	Analog comparator 0 negative input
45	ADC7	I	Analog	ADC 7 input
46	ADC6	I	Analog	ADC 6 input
47	ADC5	I	Analog	ADC 5 input
48	ADC4	I	Analog	ADC 4 input

#### Table 17-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC0	1	l	Analog	Analog-to-digital converter input 0.
ADC1	2	I	Analog	Analog-to-digital converter input 1.
ADC2	3	I	Analog	Analog-to-digital converter input 2.
ADC3	4	I	Analog	Analog-to-digital converter input 3.
ADC4	48	I	Analog	ADC 4 input
ADC5	47	I	Analog	ADC 5 input
ADC6	46	I	Analog	ADC 6 input
ADC7	45	I	Analog	ADC 7 input
C0+	42	I	Analog	Analog comparator 0 positive input
C0-	44	I	Analog	Analog comparator 0 negative input
CCP0	29	I/O	TTL	Capture/Compare/PWM 0
CCP1	13	I/O	TTL	Capture/Compare/PWM 1
CCP2	30	I/O	TTL	Capture/Compare/PWM 2
CCP3	12	I/O	TTL	Capture/Compare/PWM 3
CCP4	11	I/O	TTL	Capture/Compare/PWM 4
CCP5	43	I/O	TTL	Capture/Compare/PWM 5
GND	8	-	Power	Ground reference for logic and I/O pins.
GND	16	-	Power	Ground reference for logic and I/O pins.
GND	24	-	Power	Ground reference for logic and I/O pins.
GND	31	-	Power	Ground reference for logic and I/O pins.
I2CSCL	33	I/O	OD	I2C module 0 clock
I 2CSDA	34	I/O	OD	I2C module 0 data
LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.
OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	10	0	Analog	Main oscillator crystal output.
PAO	17	I/O	TTL	GPIO port A bit 0
PA1	18	I/O	TTL	GPIO port A bit 1
PA2	19	I/O	TTL	GPIO port A bit 2
PA3	20	I/O	TTL	GPIO port A bit 3
PA4	21	I/O	TTL	GPIO port A bit 4
PA5	22	I/O	TTL	GPIO port A bit 5

Pin Name	Pin Number	Pin Type	Buffer Type	Description
PBO	29	I/O	TTL	GPIO port B bit 0
PB1	30	I/O	TTL	GPIO port B bit 1
PB2	33	I/O	TTL	GPIO port B bit 2
PB3	34	I/O	TTL	GPIO port B bit 3
PB4	44	I/O	TTL	GPIO port B bit 4
PB5	43	I/O	TTL	GPIO port B bit 5
PB6	42	I/O	TTL	GPIO port B bit 6
PB7	41	I/O	TTL	GPIO port B bit 7
PCO	40	I/O	TTL	GPIO port C bit 0
PC1	39	I/O	TTL	GPIO port C bit 1
PC2	38	I/O	TTL	GPIO port C bit 2
PC3	37	I/O	TTL	GPIO port C bit 3
PC4	14	I/O	TTL	GPIO port C bit 4
PC5	13	I/O	TTL	GPIO port C bit 5
PC6	12	I/O	TTL	GPIO port C bit 6
PC7	11	I/O	TTL	GPIO port C bit 7
PDO	25	I/O	TTL	GPIO port D bit 0
PD1	26	I/O	TTL	GPIO port D bit 1
PD2	27	I/O	TTL	GPIO port D bit 2
PD3	28	I/O	TTL	GPIO port D bit 3
PEO	35	I/O	TTL	GPIO port E bit 0
PE1	36	I/O	TTL	GPIO port E bit 1
RST	5	I	TTL	System reset input.
SSIClk	19	I/O	TTL	SSI clock
SSIFss	20	I/O	TTL	SSI frame
SSIRx	21	I	TTL	SSI module 0 receive
SSITx	22	0	TTL	SSI module 0 transmit
SWCLK	40	I	TTL	JTAG/SWD CLK
SWDIO	39	I/O	TTL	JTAG TMS and SWDIO
SWO	37	0	TTL	JTAG TDO and SWO
TCK	40	I	TTL	JTAG/SWD CLK
TDI	38	I	TTL	JTAG TDI
TDO	37	0	TTL	JTAG TDO and SWO
TMS	39	I/O	TTL	JTAG TMS and SWDIO
TRST	41	I	TTL	JTAG TRSTn
UORx	17	I	TTL	UART module 0 receive
UOTx	18	0	TTL	UART module 0 transmit
UlRx	27	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
UlTx	28	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
VDD	7	-	Power	Positive supply for I/O and some logic.
VDD	15	-	Power	Positive supply for I/O and some logic.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
VDD	23	-	Power	Positive supply for I/O and some logic.
VDD	32	-	Power	Positive supply for I/O and some logic.

#### Table 17-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC	ADC0	1	I	Analog	Analog-to-digital converter input 0.
	ADC1	2	I	Analog	Analog-to-digital converter input 1.
	ADC2	3	I	Analog	Analog-to-digital converter input 2.
	ADC 3	4	I	Analog	Analog-to-digital converter input 3.
	ADC4	48	I	Analog	ADC 4 input
	ADC5	47	I	Analog	ADC 5 input
	ADC6	46	I	Analog	ADC 6 input
	ADC7	45	I	Analog	ADC 7 input
Analog	C0+	42	I	Analog	Analog comparator 0 positive input
Comparators	C0-	44	I	Analog	Analog comparator 0 negative input
General-Purpose	CCP0	29	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	13	I/O	TTL	Capture/Compare/PWM 1
	CCP2	30	I/O	TTL	Capture/Compare/PWM 2
	CCP3	12	I/O	TTL	Capture/Compare/PWM 3
	CCP4	11	I/O	TTL	Capture/Compare/PWM 4
	CCP5	43	I/O	TTL	Capture/Compare/PWM 5
I2C	I2CSCL	33	I/O	OD	I2C module 0 clock
	I2CSDA	34	I/O	OD	I2C module 0 data
JTAG/SWD/SWO	SWCLK	40	I	TTL	JTAG/SWD CLK
	SWDIO	39	I/O	TTL	JTAG TMS and SWDIO
	SWO	37	0	TTL	JTAG TDO and SWO
	TCK	40	I	TTL	JTAG/SWD CLK
	TDI	38	I	TTL	JTAG TDI
	TDO	37	0	TTL	JTAG TDO and SWO
	TMS	39	I/O	TTL	JTAG TMS and SWDIO
Power	GND	8	-	Power	Ground reference for logic and I/O pins.
	GND	16	-	Power	Ground reference for logic and I/O pins.
	GND	24	-	Power	Ground reference for logic and I/O pins.
	GND	31	-	Power	Ground reference for logic and I/O pins.
	LDO	6	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 $\mu$ F or greater.
	VDD	7	-	Power	Positive supply for I/O and some logic.
	VDD	15	-	Power	Positive supply for I/O and some logic.
	VDD	23	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
SSI	SSIClk	19	I/O	TTL	SSI clock
	SSIFss	20	I/O	TTL	SSI frame
	SSIRx	21	I	TTL	SSI module 0 receive
	SSITx	22	0	TTL	SSI module 0 transmit
System Control & Clocks	OSC0	9	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	10	0	Analog	Main oscillator crystal output.
	RST	5	I	TTL	System reset input.
	TRST	41	I	TTL	JTAG TRSTn
UART	UORx	17	I	TTL	UART module 0 receive
	UOTx	18	0	TTL	UART module 0 transmit
	UlRx	27	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	UlTx	28	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.

#### Table 17-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	17	UORx	
PA1	18	UOTx	
PA2	19	SSIClk	
PA3	20	SSIFss	
PA4	21	SSIRx	
PA5	22	SSITx	
PBO	29	CCP0	
PB1	30	CCP2	
PB2	33	I 2CSCL	
PB3	34	I 2CSDA	
PB4	44	C0-	
PB5	43	CCP5	
PB6	42	C0+	
PB7	41	TRST	
PCO	40	TCK	SWCLK
PC1	39	TMS	SWDIO
PC2	38	TDI	
PC3	37	TDO	SWO
PC4	14		
PC5	13	CCP1	
PC6	12	CCP3	
PC7	11	CCP4	
PDO	25		
PD1	26		
PD2	27	UlRx	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PD3	28	UlTx	
PEO	35		
PE1	36		

# 查询"LM3S608"供应商 18 Operating Characteristics

#### **Table 18-1. Temperature Characteristics**

Characteristic	Symbol	Value	Unit
Operating temperature range <sup>a</sup>	T <sub>A</sub>	-40 to +85	°C
- Massimouna atoma na taman anatu		0	

a. Maximum storage temperature is 150°C.

#### **Table 18-2. Thermal Characteristics**

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) <sup>a</sup>	$\Theta_{JA}$	76	°C/W
Average junction temperature <sup>b</sup>	TJ	$T_A + (P_AVG \bullet \Theta_JA)$	°C
Maximum junction temperature	T <sub>JMAX</sub>	115 c	°C

a. Junction to ambient thermal resistance  $\theta_{JA}$  numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

 c. T<sub>JMAX</sub> calculation is based on power consumption values and conditions as specified in "Power Specifications" on page 383 of the data sheet.

# 查询"LM3S608"供应商 19 Electrical Characteristics

### **19.1 DC Characteristics**

#### **19.1.1** Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Note: The device is not guaranteed to operate properly at the maximum ratings.

#### Table 19-1. Maximum Ratings

Characteristic <sup>a</sup>	Symbol	Value	Unit
Supply voltage range (V <sub>DD</sub> )	V <sub>DD</sub>	0.0 to +3.6	V
Input voltage	V <sub>IN</sub>	-0.3 to 5.5	V
Maximum current for pins, excluding pins operating as GPIOs	I	100	mA
Maximum current for GPIO pins	I	100	mA

a. Voltages are measured with respect to GND.

**Important:** This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V<sub>DD</sub>).

#### 19.1.2 Recommended DC Operating Conditions

#### Table 19-2. Recommended DC Operating Conditions

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>DD</sub>	Supply voltage	3.0	3.3	3.6	V
V <sub>IH</sub>	High-level input voltage	2.0	-	5.0	V
V <sub>IL</sub>	Low-level input voltage	-0.3	-	1.3	V
V <sub>SIH</sub>	High-level input voltage for Schmitt trigger inputs	0.8 * V <sub>DD</sub>	-	V <sub>DD</sub>	V
V <sub>SIL</sub>	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V <sub>DD</sub>	V
V <sub>OH</sub>	High-level output voltage	2.4	-	-	V
V <sub>OL</sub>	Low-level output voltage	-	-	0.4	V
I <sub>ОН</sub>	High-level source current, V <sub>OH</sub> =2.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA
I <sub>OL</sub>	Low-level sink current, V <sub>OL</sub> =0.4 V				
	2-mA Drive	2.0	-	-	mA
	4-mA Drive	4.0	-	-	mA
	8-mA Drive	8.0	-	-	mA

#### 查询"LM3S608"供应商 19.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

# Table 19-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>LDOOUT</sub>	Programmable internal (logic) power supply output value	2.25		2.75	V
	Output voltage accuracy	-	2%	-	%
t <sub>PON</sub>	Power-on time	-	-	100	μs
t <sub>ON</sub>	Time on	-	-	200	μs
t <sub>OFF</sub>	Time off	-	-	100	μs
V <sub>STEP</sub>	Step programming incremental voltage	-	50	-	mV
C <sub>LDO</sub>	External filter capacitor size for internal power supply	1.0	-	3.0	μF

#### **19.1.4 Power Specifications**

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V<sub>DD</sub> = 3.3 V
- Temperature = 25°C

#### Table 19-4. Detailed Power Specifications

Parameter	Parameter Name	Conditions	Nom	Мах	Unit
I <sub>DD_RUN</sub>	Run mode 1 (Flash loop)	LDO = 2.50 V	95	110	mA
		Code = while(1){} executed in Flash			
		Peripherals = All clock-gated ON			
		System Clock = 50 MHz (with PLL)			
	Run mode 2 (Flash loop)	LDO = 2.50 V	60	75	mA
		Code = while(1){} executed in Flash			
		Peripherals = All clock-gated OFF			
		System Clock = 50 MHz (with PLL)			
	Run mode 1 (SRAM loop)	LDO = 2.50 V	85	95	mA
		Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated ON			
		System Clock = 50 MHz (with PLL)			
	Run mode 2 (SRAM loop)	LDO = 2.50 V	50	60	mA
		Code = while(1){} executed in SRAM			
		Peripherals = All clock-gated OFF			
		System Clock = 50 MHz (with PLL)			
I <sub>DD_SLEEP</sub>	Sleep mode	LDO = 2.50 V	19	22	mA
		Peripherals = All clock-gated OFF			
		System Clock = 50 MHz (with PLL)			

Parameter	Parameter Name	Conditions	Nom	Мах	Unit
I <sub>DD_DEEPSLEEP</sub>	Deep-Sleep mode	LDO = 2.25 V	950	1150	μA
		Peripherals = All OFF			
		System Clock = MOSC/16			

#### **19.1.5** Flash Memory Characteristics

#### Table 19-5. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE <sub>CYC</sub>	Number of guaranteed program/erase cycles before failure <sup>a</sup>	1000	-	-	cycles
T <sub>RET</sub>	Data retention at average operating temperature of 85°C	10	-	-	years
T <sub>PROG</sub>	Word program time	20	-	-	μs
T <sub>ERASE</sub>	Page erase time	20	-	-	ms
T <sub>ME</sub>	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

# **19.2 AC Characteristics**

#### **19.2.1** Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

#### Figure 19-1. Load Conditions



#### 19.2.2 Clocks

#### Table 19-6. Phase Locked Loop (PLL) Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f <sub>ref_crystal</sub>	Crystal reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>ref_ext</sub>	External clock reference <sup>a</sup>	3.579545	-	8.192	MHz
f <sub>pll</sub>	PLL frequency <sup>b</sup>	-	200	-	MHz
T <sub>READY</sub>	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

#### Table 19-7. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
f <sub>IOSC</sub>	Internal oscillator frequency	7	12	22	MHz

Parameter	Parameter Name	Min	Nom	Мах	Unit
f <sub>MOSC</sub>	Main oscillator frequency	1	-	8	MHz
t <sub>MOSC_per</sub>	Main oscillator period	125	-	1000	ns
f <sub>ref_crystal_bypass</sub>	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f <sub>ref_ext_bypass</sub>	External clock reference (PLL in BYPASS mode) <sup>a</sup>	0	-	50	MHz
f <sub>system_clock</sub>	System clock	0	-	50	MHz

a. The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly.

#### 19.2.3 Analog-to-Digital Converter

#### Table 19-8. ADC Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V <sub>ADCIN</sub>	Maximum single-ended, full-scale analog input voltage	-	-	3.0	V
	Minimum single-ended, full-scale analog input voltage	-	-	0	V
	Maximum differential, full-scale analog input voltage	-	-	1.5	V
	Minimum differential, full-scale analog input voltage	-	-	-1.5	V
C <sub>ADCIN</sub>	Equivalent input capacitance	-	1	-	pF
N	Resolution	-	10	-	bits
f <sub>ADC</sub>	ADC internal clock frequency	7	8	9	MHz
t <sub>ADCCONV</sub>	Conversion time	-	-	16	t <sub>ADC</sub> cycles <sup>a</sup>
f ADCCONV	Conversion rate	438	500	563	k samples/s
INL	Integral nonlinearity	-	-	±1	LSB
DNL	Differential nonlinearity	-	-	±1	LSB
OFF	Offset	-	-	±1	LSB
GAIN	Gain	-	-	±1	LSB

a.  $t_{ADC}$ = 1/ $f_{ADC \ clock}$ 

#### **19.2.4** Analog Comparator

#### Table 19-9. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V <sub>OS</sub>	Input offset voltage	-	±10	±25	mV
V <sub>CM</sub>	Input common mode voltage range	0	-	V <sub>DD</sub> -1.5	V
C <sub>MRR</sub>	Common mode rejection ratio	50	-	-	dB
T <sub>RT</sub>	Response time	-	-	1	μs
T <sub>MC</sub>	Comparator mode change to Output Valid	-	-	10	μs

#### Table 19-10. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R <sub>HR</sub>	Resolution high range	-	V <sub>DD</sub> /32	-	LSB
R <sub>LR</sub>	Resolution low range	-	V <sub>DD</sub> /24	-	LSB
A <sub>HR</sub>	Absolute accuracy high range	-	-	±1/2	LSB
A <sub>LR</sub>	Absolute accuracy low range	-	-	±1/4	LSB

#### 查询"LM3S608"供应商 I<sup>2</sup>C

19.2.5

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
l1 <sup>a</sup>	t <sub>SCH</sub>	Start condition hold time	36	-	-	system clocks
l2 <sup>a</sup>	t <sub>LP</sub>	Clock Low period	36	-	-	system clocks
I3 <sup>b</sup>	t <sub>SRT</sub>	I2CSCL/I2CSDA rise time (V <sub>IL</sub> =0.5 V to V <sub>IH</sub> =2.4 V)	-	-	(see note b)	ns
l4 <sup>a</sup>	t <sub>DH</sub>	Data hold time	2	-	-	system clocks
I5 <sup>c</sup>	t <sub>SFT</sub>	I2CSCL/I2CSDA fall time (V <sub>IH</sub> =2.4 V to V <sub>IL</sub> =0.5 V)	-	9	10	ns
l6 <sup>a</sup>	t <sub>HT</sub>	Clock High time	24	-	-	system clocks
I7 <sup>a</sup>	t <sub>DS</sub>	Data setup time	18	-	-	system clocks
I8 <sup>a</sup>	t <sub>SCSR</sub>	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
l9 <sup>a</sup>	t <sub>scs</sub>	Stop condition setup time	24	-	-	system clocks


#### Table 19-11, I<sup>2</sup>C Characteristics

a. Values depend on the value programmed into the TPR bit in the I<sup>2</sup>C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I<sup>2</sup>C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

#### Figure 19-2. I<sup>2</sup>C Timing




#### Synchronous Serial Interface (SSI) 19.2.6


#### Table 19-12, SSI Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t <sub>clk_per</sub>	SSIClk cycle time	2	-	65024	system clocks
S2	t <sub>clk_high</sub>	SSIClk high time	-	1/2	-	t clk_per
S3	t <sub>clk_low</sub>	SSIC1k low time	-	1/2	-	t clk_per
S4	t <sub>clkrf</sub>	SSIClk rise/fall time	-	7.4	26	ns
S5	t <sub>DMd</sub>	Data from master valid delay time	0	-	20	ns
S6	t <sub>DMs</sub>	Data from master setup time	20	-	-	ns
S7	t <sub>DMh</sub>	Data from master hold time	40	-	-	ns
S8	t <sub>DSs</sub>	Data from slave setup time	20	-	-	ns
S9	t <sub>DSh</sub>	Data from slave hold time	40	-	-	ns

Figure 19-3. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement












### 19.2.7 JTAG and Boundary Scan

#### Table 19-13. JTAG Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J1	f <sub>TCK</sub>	TCK operational clock frequency	0	-	10	MHz
J2	t <sub>TCK</sub>	TCK operational clock period	100	-	-	ns
J3	t <sub>TCK_LOW</sub>	TCK clock Low time	-	t <sub>TCK</sub>	-	ns
J4	<sup>t</sup> тск_нідн	TCK clock High time	-	t <sub>TCK</sub>	-	ns
J5	t <sub>TCK_R</sub>	TCK rise time	0	-	10	ns
J6	t <sub>TCK_F</sub>	TCK fall time	0	-	10	ns
J7	t <sub>TMS_SU</sub>	TMS setup time to TCK rise	20	-	-	ns
J8	t <sub>TMS_HLD</sub>	t <sub>TMS_HLD</sub> TMS hold time from TCK rise 2		-	-	ns
J9	t <sub>TDI_SU</sub>	TDI setup time to TCK rise	25	-	-	ns
J10	t <sub>TDI_HLD</sub>	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t <sub>TDO_ZDV</sub>		4-mA drive		15	26	ns
		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t <sub>TDO_DV</sub>		4-mA drive		14	25	ns
		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t <sub>TDO DVZ</sub>		4-mA drive		7	9	ns
_		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t <sub>TRST</sub>	TRST assertion time	100	-	-	ns
J15	t <sub>TRST_SU</sub>	TRST setup time to TCK rise	10	-	-	ns


#### Figure 19-6. JTAG Test Clock Input Timing



#### Figure 19-7. JTAG Test Access Port (TAP) Timing



#### Figure 19-8. JTAG TRST Timing



#### 19.2.8 General-Purpose I/O

**Note:** All GPIOs are 5 V-tolerant.

 Table 19-14. GPIO Characteristics

Parameter	Parameter Name	Condition	Min	Nom	Мах	Unit
t <sub>GPIOR</sub>	GPIO Rise Time (from 20% to 80% of $\mathrm{V}_\mathrm{DD})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t <sub>GPIOF</sub>	GPIO Fall Time (from 80% to 20% of $V_{DD}$ )	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

#### 19.2.9 Reset

#### Table 19-15. Reset Characteristics

Parameter No.	Parameter	Parameter Name		Nom	Max	Unit
R1	V <sub>TH</sub>	Reset threshold		2.0	-	V
R2	V <sub>BTH</sub>	Brown-Out threshold 2		2.9	2.95	V
R3	T <sub>POR</sub>	Power-On Reset timeout		10	-	ms
R4	T <sub>BOR</sub>	Brown-Out timeout		500	-	μs
R5	T <sub>IRPOR</sub>	Internal reset timeout after POR		-	30	ms
R6	T <sub>IRBOR</sub>	Internal reset timeout after BOR <sup>a</sup> 2		-	20	μs
R7	T <sub>IRHWR</sub>	Internal reset timeout after hardware reset (RST pin)		-	30	ms
R8	T <sub>IRSWR</sub>	Internal reset timeout after software-initiated system reset <sup>a</sup>	2.5	-	20	μs
R9	T <sub>IRWDR</sub>	Internal reset timeout after watchdog reset <sup>a</sup>	2.5	-	20	μs
R10	T <sub>IRLDOR</sub>	Internal reset timeout after LDO reset <sup>a</sup>		-	20	μs
R11	T <sub>VDDRISE</sub>	Supply voltage (V <sub>DD</sub> ) rise time (0 V-3.3 V)	-	-	100	ms

a. 20 \* t <sub>MOSC\_per</sub>

#### Figure 19-9. External Reset Timing (RST)







Figure 19-10. Power-On Reset Timing




#### Figure 19-11. Brown-Out Reset Timing








#### <u>查询"LM3S608"供应商</u> Figure 19-13. Watchdog Reset Timing



#### Figure 19-14. LDO Reset Timing




# 查询"LM3S608"供应商 20 Package Information

#### Figure 20-1. 48-Pin LQFP Package

TOP VIEW

BOTTOM VIEW



Note: The following notes apply to the package drawing.

- 1. All dimensions are in mm. All dimensioning and tolerancing conform to ANSI Y14.5M-1982.
- 2. The top package body size may be smaller than the bottom package body size by as much as 0.20.
- 3. Datums A-B and -D- to be determined at datum plane -H-.
- 4. To be determined at seating plane -C-.
- 5. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25 per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 6. Surface finish of the package is #24-27 Charmille (1.6-2.3μmR0) Pin 1 and ejector pin may be less than 0.1μmR0.

- 7. Dambar removal protrusion does not exceed 0.08. Intrusion does not exceed 0.03.
- 8. Burr does not exceed 0.08 in any direction.
- 9. Dimension b does not include Dambar protrusion. Allowable Dambar protrusion shall not cause the lead width to exceed the maximum b dimension by more than 0.08. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and adjacent lead is 0.07 for 0.40 and 0.50 pitch package.
- 10. Corner radius of plastic body does not exceed 0.20.
- **11.** These dimensions apply to the flat section of the lead between 0.10 and 0.25 from the lead tip.
- **12.** A1 is defined as the distance from the seating plane to the lowest point of the package body.
- **13.** Finish of leads is tin plated.
- **14.** All specifications and dimensions are subjected to IPAC'S manufacturing process flow and materials.
- **15.** M5-026A. Where discrepancies between the JEDEC and IPAC documents exist, this drawing will take the precedence.

Symbol	Р	Note				
		)				
	MIN	NOM	MAX			
A	===	===	1.60			
A <sub>1</sub>	0.05	===	0.15			
A <sub>2</sub>	1.35	1.40	1.45			
D	9.00 BSC					
D <sub>1</sub>	7.00 BSC					
E	9.00 BSC					
E <sub>1</sub>	7.00 BSC					
L	0.45	0.80	0.75			
е	0.50 BSC					
b	0.17	0.22	0.27			
b1	0.17	0.20	0.23			
с	0.09	===	0.20			
c1	0.09	===	0.16			
	Tolerances of form and position					
aaa	0.20					
bbb	0.20					
ccc	0.08					
ddd	0.08					

# 查询"LM3S608"供应商 A Serial Flash Loader

# A.1 Serial Flash Loader

The Stellaris<sup>®</sup> serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

# A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

#### A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris<sup>®</sup> device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2\*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2\*(20/115200) or 0.35 ms.

#### A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 294 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

# A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

#### A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
Data
                               This is the raw data intended for the device, which is formatted in
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

#### A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND\_SEND\_DATA (see "COMMAND\_SEND\_DATA (0x24)" on page 400).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet was received correctly.

#### A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

#### A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

#### A.4.1 COMMAND\_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND\_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

#### A.4.2 COMMAND\_GET\_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

#### A.4.3 COMMAND\_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND\_SEND\_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND\_GET\_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

## A.4.4 COMMAND\_SEND\_DATA (0x24)

This command should only follow a COMMAND\_DOWNLOAD command or another COMMAND\_SEND\_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND\_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND\_GET\_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

#### A.4.5 COMMAND\_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

## A.4.6 COMMAND\_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND\_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

```
Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET
```

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

# 查询"LM3S608"供应商 B Register Quick Reference

04	00	00		67		65		60	60	01	<u></u>	40	40	47	40
31 15	30 14	29 13	28 12	27	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	Control		12	<u> </u>	10	5	0	,	0	3	-		2		U
-	00F.E000														
DID0, type	RO, offset	t 0x000, res	et -												
		VER													
				JOR							MIN	NOR			
PBORCTL,	, type R/W,	offset 0x0	30, reset 0	x0000.7FFI	2							1			
							DTIM							DODIOD	
	type R/W	offset 0x03	34 reset 0	x0000.0000		во	RTIM							BORIOR	BORWT
2001 012,	type rati,	onset exet	, 10001 0												
												I VA	'DJ		
RIS, type F	RO, offset (	0x050, rese	t 0x0000.0	0000											
									PLLLRIS	CLRIS	IOFRIS	MOFRIS	LDORIS	BORRIS	PLLFRIS
IMC, type I	R/W, offset	0x054, res	et 0x0000	.0000											
									DITIO	0		MOENI	1 DON'S	DODIN	DUCH
MISC type		ffset 0x058	reset 0-1						PLLLIM	CLIM	IOFIM	MOFIM	LDOIM	BORIM	PLLFIM
			, 18381 UXI												
									PLLLMIS	CLMIS	IOFMIS	MOFMIS	LDOMIS	BORMIS	
RESC, type	e R/W, offs	et 0x05C, r	eset -	1								1			
										LDO	SW	WDT	BOR	POR	EXT
RCC, type	R/W, offse	t 0x060, res	set 0x07A	0.3AD1											
				ACG		SY	SDIV		USESYSDIV						
	vno BO, of	PWRDN	OEN	BYPASS	PLLVER		XT	AL		OSC	SRC	IOSCVER	MOSCVER	IOSCDIS	MOSCDIS
FLLCFG, L	уре ко, о	1501 02004,	reset -												
OI	D					F							R		
DSLPCLK	CFG, type	R/W, offset	0x144, re	set 0x0780.	0000										
															IOSC
CLKVCLR,	, type R/W,	offset 0x1	50, reset 0	x0000.0000											
															VERCLR
LDOARSI,	type R/W,	offset 0x16	60, reset O	x0000.0000											
															LDOARST
DID1, type	RO, offset	t 0x004, res	set -												22 07 11 01
	VE				F/	۹M					PAR	TNO			
									TEMP		PI	KG	ROHS	QL	JAL
DC0, type	RO, offset	0x008, rese	et 0x001F.	000F											
								MSZ							
							FLAS	SHSZ							
DC1, type	RO, offset	0x010, rese	et 0x0001.	32BF											
	MINSY				MANYA	DCSPD		MDU		TEMPONIO	יים	WDT	SIMO	CM/D	ADC
DC2_type		0x014, rese	ot 0v0107	1013	MAXA	DUGPD		MPU		TEMPSNS	PLL	WDT	SWO	SWD	JTAG
502, type	ito, onset	57014, 16S		1013			COMP0						TIMER2	TIMER1	TIMER0
			I2C0				CONF U				SSI0			UART1	UART0
			00								0010			0	0

ᆂᇅᇅᆫ	.101550	08-1共加	业间												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC3, type	RO, offset	0x018, res			0000	00004	0000	4007	1000	1005	1001	1000	1000	1001	100
		CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC7	ADC6 COMINUS	ADC5	ADC4	ADC3	ADC2	ADC1	ADCO
201 tuna	BO offeet	0x010 ros	ot 0x0000	0015				CUFLUS	COMINUS						
осч, туре	RO, Ulisei	0x01C, res													
											GPIOE	GPIOD	GPIOC	GPIOB	GPIO
RCGC0 tv	(ne R/W of	ffset 0x100,	reset 0x00	000040							OFICE		01100	GLIOD	0110
	, pe 1411, e		10001 0200												ADC
					MAXA	DCSPD						WDT			7100
SCGC0, ty	/pe R/W, of	fset 0x110,	reset 0x00	000040											
															ADC
					MAXAI	DCSPD						WDT			
DCGC0, ty	/pe R/W, of	ffset 0x120,	, reset 0x00	000040								1			
															ADC
					MAXA	DCSPD						WDT			
RCGC1, ty	pe R/W, o	ffset 0x104,	, reset 0x00	000000											
							COMP0						TIMER2	TIMER1	TIMER
			I2C0								SSI0			UART1	UART
SCGC1, ty	/pe R/W, of	fset 0x114,	reset 0x00	000000											
							COMP0						TIMER2	TIMER1	TIMEF
			12C0								SSI0			UART1	UART
DCGC1, ty	pe R/W, o	ffset 0x124,	reset 0x00	000000											
							COMP0						TIMER2	TIMER1	TIMEF
			I2C0								SSI0			UART1	UART
RCGC2, ty	/pe R/W, o	ffset 0x108,	, reset 0x00	000000				1							
				<u> </u>							GPIOE	GPIOD	GPIOC	GPIOB	GPIO
SCGC2, ty	/pe R/W, of	fset 0x118,	reset 0x00	000000											
											GPIOE	GPIOD	GPIOC	GPIOB	GPIO
		Foot 0x129	react 0x00	000000							GFIDE	GFIOD	GFIOC	GFIOB	GFIO
DCGC2, Iy	/pe R/w, 0	ffset 0x128,	, reset uxut												
											GPIOE	GPIOD	GPIOC	GPIOB	GPI0/
SRCR0 tv	ne R/W. of	fset 0x040,	reset 0x00	000000							OFICE		01100	GLIOD	0110/
ontonto, ty	pe 1411, ei		10001 0400												ADC
												WDT			1.00
SRCR1, tv	pe R/W, of	fset 0x044,	reset 0x00	000000								1			
		,					COMP0						TIMER2	TIMER1	TIMER
			I2C0								SSI0			UART1	UART
SRCR2, ty	pe R/W, of	fset 0x048,	reset 0x00	000000							18				
											GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Internal	Memor	у													
Flash C	ontrol C	Offset													
FMA, type	R/W, offse	et 0x000, re	set 0x0000	.0000											
								OFFSET							
FMD, type	R/W, offse	et 0x004, re	set 0x0000	.0000											
							DA	ATA							
							DA	ATA							

当间"L	-M3S60	)8"(円)	业問	_											
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MC, type	e R/W, offse	t 0x008, re	eset 0x0000	0.0000											
							WR	RKEY							
												COMT	MERASE	ERASE	WRITE
CRIS, typ	pe RO, offs	et 0x00C,	reset 0x000	0.0000											
														DDIC	
CIM 6.00	D/M offer	at 0x010 m		0.0000										PRIS	ARIS
	e R/W, offse	el 0x010, 1	esel 0x000	0.0000											
												_		PMASK	AMAS
CMISC. t	type R/W1C	. offset 0x	:014. reset (	 0x0000.000	0			1							/
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,													
														PMISC	AMIS
nternal	I Memory	v		1		1		1			1	1			
	Control														
-	400F.E000														
JSECRL,	type R/W, c	offset 0x14	IO, reset 0x:	31											
											U	SEC			
MPRE, ty	ype R/W, of	fset 0x130	, reset 0x80	000.FFFF											
							READ_	ENABLE							
							READ_	ENABLE							
MPPE, ty	ype R/W, of	fset 0x134	, reset 0x00	000.FFFF											
							DDOO								
							PROG_	ENABLE							
GPIO Po GPIO Po GPIO Po GPIO Po	I-Purpos ort A base: ort B base: ort C base: ort D base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7	4000 5000 5000 7000	i (GPIOs	)										
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po	ort A base: ort B base: ort C base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	4000 5000 5000 7000 4000												
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po	ort A base: ort B base: ort C base: ort D base: ort E base:	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4	4000 5000 5000 7000 4000									) DATA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po	ort A base: ort B base: ort C base: ort D base: ort E base:	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4	4000 5000 5000 7000 4000 6000, reset 0	D×0000.000							E	ATA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/	ort A base: ort B base: ort C base: ort D base: ort E base: A, type R/W	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4	4000 5000 5000 7000 4000 6000, reset 0	D×0000.000							E	ATA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/	ort A base: ort B base: ort C base: ort D base: ort E base: A, type R/W	0x4000.4 0x4000.5 0x4000.7 0x4000.7 0x4002.4	4000 5000 5000 7000 4000 6000, reset 0	D×0000.000								DATA			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODIR,	ort A base: ort B base: ort C base: ort D base: ort E base: A, type R/W	0x4000.2 0x4000.5 0x4000.0 0x4000.7 0x4002.2 /, offset 0x	4000 5000 5000 7000 4000 2000, reset 0	D×0000.000											
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODIR,	type R/W, o	0x4000.2 0x4000.5 0x4000.0 0x4000.7 0x4002.2 /, offset 0x	4000 5000 5000 7000 4000 2000, reset 0	D×0000.000											
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODIR,	type R/W, o	0x4000.2 0x4000.5 0x4000.0 0x4000.7 0x4002.2 /, offset 0x	4000 5000 5000 7000 4000 2000, reset 0	D×0000.000											
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/	type R/W, o	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 0, offset 0x404 fset 0x404	4000 5000 5000 4000 4000, reset 0 500, reset 0x0	D×0000.000								DIR			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIODIR,	ort A base: ort B base: ort C base: ort D base: ort E base: A, type R/W, off ype R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 0, offset 0x404 fset 0x404	4000 5000 5000 4000 4000, reset 0 500, reset 0x0	D×0000.000								DIR			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIODIR,	ort A base: ort B base: ort C base: ort D base: ort E base: A, type R/W, off ype R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.7 0x4002.4 0, offset 0x404 fset 0x404	4000 5000 5000 4000 4000, reset 0 500, reset 0x0	D×0000.000								DIR			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIS, ty GPIOIS, ty	ort A base: ort B base: ort C base: ort D base: ort E base: A, type R/W, off ype R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.2 0x4002.4 /, offset 0x404 fset 0x404	4000 5000 5000 7000 4000 000, reset 0 00, reset 0x0 0, reset 0x0 08, reset 0x0	D×0000.000 0000.0000 0000.0000 0000.0000 0000.0000								DIR DIR IS			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIS, ty GPIOIS, ty	type R/W, off	0x4000.4 0x4000.5 0x4000.6 0x4000.2 0x4002.4 /, offset 0x404 fset 0x404	4000 5000 5000 7000 4000 000, reset 0 00, reset 0x0 0, reset 0x0 08, reset 0x0	D×0000.000 0000.0000 0000.0000 0000.0000 0000.0000								DIR DIR IS IBE			
GPIOIBE, GPIOIEV,	type R/W, of type R/W, of	0x4000.2 0x4000.5 0x4000.2 0x4000.2 0x4000.2 0 0x4002.2 7, offset 0x404 fset 0x404 offset 0x404	4000 5000 5000 7000 4000 000, reset 0x 000, reset 0x 00, reset 0x 00, reset 0x 00, reset 0x	Dx0000.000								DIR DIR IS			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIOIS, ty GPIOIBE,	type R/W, off	0x4000.2 0x4000.5 0x4000.2 0x4000.2 0x4000.2 0 0x4002.2 7, offset 0x404 fset 0x404 offset 0x404	4000 5000 5000 7000 4000 000, reset 0x 000, reset 0x 00, reset 0x 00, reset 0x 00, reset 0x	Dx0000.000								DIR DIR IS IBE			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODATA GPIODATA GPIOIS, ty GPIOIBE,	type R/W, of type R/W, of	0x4000.2 0x4000.5 0x4000.2 0x4000.2 0x4000.2 0 0x4002.2 7, offset 0x404 fset 0x404 offset 0x404	4000 5000 5000 7000 4000 000, reset 0x 000, reset 0x 00, reset 0x 00, reset 0x 00, reset 0x	Dx0000.000								DIR DIR IS IBE			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT7 GPIODAT7 GPIOIR, GPIOIR, ty GPIOIBE,	type R/W, of type R/W, of type R/W, of	0x4000.2 0x4000.5 0x4000.6 0x4000.7 0x4002.4 7, offset 0x400 fset 0x404 offset 0x404 offset 0x404	4000 5000 5000 7000 4000 000, reset 0 00, reset 0x0 0, reset 0x0 08, reset 0x0 00, reset 0x0	Dx0000.000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000								DIR DIR IS IBE			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT7 GPIODAT7 GPIOIR, GPIOIR, ty GPIOIBE,	type R/W, of type R/W, of	0x4000.2 0x4000.5 0x4000.6 0x4000.7 0x4002.4 7, offset 0x400 fset 0x404 offset 0x404 offset 0x404	4000 5000 5000 7000 4000 000, reset 0 00, reset 0x0 0, reset 0x0 08, reset 0x0 00, reset 0x0	Dx0000.000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000								DIR DIR IS IBE			
3PIO Po 3PIO Po 3PIO Po 3PIO Po 3PIO Do 3PIODAT7 3PIODIR, 3PIODIR, 3PIOIBE, 3PIOIBE, 3PIOIBE,	type R/W, of type R/W, of type R/W, of	0x4000.2 0x4000.5 0x4000.6 0x4000.7 0x4002.4 7, offset 0x400 fset 0x404 offset 0x404 offset 0x404	4000 5000 5000 7000 4000 000, reset 0 00, reset 0x0 0, reset 0x0 08, reset 0x0 00, reset 0x0	Dx0000.000 0000.0000 0000.0000 0000.0000 0000.0000 0000.0000								DIR DIR IS IBE IBE IEV			
3PIO Po 3PIO Po 3PIO Po 3PIO Po 3PIO Do 3PIODAT/ 3PIODIR, 3PIOIS, ty 3PIOIS, ty 3PIOIS, ty 3PIOIS, ty 3PIOIS, ty 3PIOIS, ty	type R/W, of type R/W, of type R/W, of type R/W, of type R/W, of	0x4000.2 0x4000.5 0x4000.2 0x4000.2 0x4002.2 7, offset 0x404 0 ffset 0x404 0 ffset 0x404 0 ffset 0x404 0 ffset 0x404 0 ffset 0x404	4000 5000 5000 7000 4000 5000 4000 5000	D×0000.000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000								DIR DIR IS IBE			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIS, ty GPIOIBE, GPIOIEV, 1 GPIOIEV, 1 GPIOIR, ty	type R/W, of type R/W, of type R/W, of	0x4000.2 0x4000.5 0x4000.2 0x4000.2 0x4002.2 7, offset 0x404 0 ffset 0x404 0 ffset 0x404 0 ffset 0x404 0 ffset 0x404 0 ffset 0x404	4000 5000 5000 7000 4000 5000 4000 5000	D×0000.000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000								DIR DIR IS IBE IBE IEV			
GPIO Po GPIO Po GPIO Po GPIO Po GPIODAT/ GPIODAT/ GPIOIS, ty GPIOIBE, GPIOIEV, 1 GPIOIEV, 1 GPIOIR, ty	type R/W, of type R/W, of type R/W, of type R/W, of type R/W, of	0x4000.2 0x4000.5 0x4000.2 0x4000.2 0x4002.2 7, offset 0x404 0 ffset 0x404 0 ffset 0x404 0 ffset 0x404 0 ffset 0x404 0 ffset 0x404	4000 5000 5000 7000 4000 5000 4000 5000	D×0000.000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000  0000.0000								DIR DIR IS IBE IBE IEV			

		781开下	210												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPIOICR,	type W1C,	offset 0x41	1C, reset 0	x0000.0000											
											10	6			
SPIOAFS	EL, type R/	W, offset 0	x420, reset	-											
					-						AFS	SEL			
SPIODR2	R, type R/W	, offset 0x	500, reset (	0x0000.00FF	-			1							
											DR	1/2			
	B turno B/M	l offeet Ox	EQ4 react (		,										
JFIUDR4	K, type K/M	, onset ux	504, Teset (	0x0000.0000	,										
											DR	2//4			
	P type P/M		508 rosot (	0x0000.0000	,										
	R, type R/M	, onset ox	500, reset (		,										
											DR	2//8			
	type R/W	offset 0x5	0C. reset 0	x0000.0000							Div				
5110051	, <b>, , , , p</b> e ra <b>n</b> ,	011001 020													
											0	DE			
PIOPUR	type R/W	offset 0x5	10. reset 0x	0000.00FF				1							
	, . <b>, , , , , ,</b> , , , , , , , , , , , , ,														
											PL	JE			
GPIOPDR	. type R/W.	offset 0x5 <sup>,</sup>	14. reset 0>	<0000.0000				1							
	, <b>, , , ,</b> , , , , , , , , , , , , , ,														
											PE	DE			
SPIOSLR	, type R/W,	offset 0x51	18, reset 0x	0000.0000				1							
			.,												
											SF	RL			
GPIODEN	, type R/W,	offset 0x5 <sup>-</sup>	1C, reset 0	x0000.00FF				1							
											DE	EN			
GPIOPeri	phID4, type	RO, offset	0xFD0, res	set 0x0000.(	0000			1							
-															
											PI	D4			
GPIOPeri	phID5, type	RO, offset	0xFD4, res	set 0x0000.(	0000			1							
-															
											PI	D5			
GPIOPeri	phID6, type	RO, offset	0xFD8, res	set 0x0000.0	0000										
											PI	D6			
GPIOPeri	phID7, type	RO, offset	0xFDC, re	set 0x0000.	0000										
											PII	D7			
GPIOPeri	phID0, type	RO, offset	0xFE0, res	set 0x0000.(	0061										
											PII	D0			
GPIOPeri	phID1, type	RO, offset	0xFE4, res	set 0x0000.(	0000										
											PII	D1			
<b>SPIOPeri</b>	phID2, type	RO, offset	0xFE8, res	set 0x0000.(	0018										
											PI	D2			

30 14	29	28	07											
			27	26	25	24	23	22	21	20	19	18	17	16
	13	12	11	10	9	8	7	6	5	4	3	2	1	0
з, туре н	O, onset	0xFEC, res		.0001										
										PI	 D3			
type R0	). offset (	)xFF0. rese	t 0x0000.0	00D										
	,	.,												
										CI	D0			
type RC	), offset (	)xFF4, rese	t 0x0000.0	0F0										
										CI	D1			
type RC	), offset (	)xFF8, rese	t 0x0000.0	005										
										CI	D2			
type RC	), offset (	xFFC, rese	∍t 0x0000.0	0B1										
										CI	U3			
		s												
0x4003	3.2000													
be R/W, o	offset 0x0	00, reset 0	x0000.0000	0										
													GPTMCFG	6
pe R/W	, offset 0	<004, reset	0x0000.00	00										
												TLOUD		
	offeet 0		0	00							TAAMS	IACMR	IA	MK
ype R/W	, onset u	(UU8, reset	0x0000.00	00										
											TBAMS	TBCMR	TB	MR
e R/W. c	offset 0x0	0C. reset 0	×0000.000(	)							1.5, 110			
,-				-										
WML	TBOTE		TBE	VENT	TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	TAE	/ENT	TASTALL	TAEN
e R/W, o	ffset 0x0	18, reset 0>	«0000.0000								1			
				CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	TATOIN
e RO, of	fset 0x01	C, reset 0x(	0000.0000											
				CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATORI
e RO, of	fset 0x02	0, reset 0x(	0000.0000											
												a		
					CBMMIS	TBTOMIS					RTCMIS	CAEMIS	CAMMIS	TATOM
e W1C, d	offset 0x0	24, reset 0	x0000.0000	)										
				OPEOINT	CRACINIT	TDTOOINIT					DTCOINT	CAECINIT	CAMOINT	TATOO
	offeret 0	v020	0-0000 55				EE /20 614	modo)			RICCINT	CAECINI	CAIVICINT	IAIUUIN
ype R/W	, onset 0	(u∠o, reset	0X0000.FF		mode) and		-F (32-bit _RH	mode)						
							_RH LRL							
	offset 0	x02C, reset	t 0x0000 Fr	FF			_,							
vne R/M	, ວາເວຣເປ													
ype R/W														
ype R/W						TBI	LRL				I			
	e R/W. of	iset 0x030	reset 0x00	00.FFFF (1	6-bit mode	TBI		32-bit mode			1			
	e R/W, of	fset 0x030,	reset 0x00	000.FFFF (1	6-bit mode	) and 0xFF		32-bit mode)	)					
	type RC type RC type RC 0x4003 0x4000 0x400 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x4000 0x40000 0x40000 0x400000000	type RO, offset 0 type R/W, o	type RO, offset 0xFF4, rese type RO, offset 0xFF8, rese type RO, offset 0xFFC, rese arpose Timers 0x4003.0000 0x4003.1000 0x4003.2000 pe R/W, offset 0x000, reset 0 ype R/W, offset 0x000, reset 0 ype R/W, offset 0x000, reset 0 are R/W, offset 0x000, reset 0 wml. TBOTE e R/W, offset 0x016, reset 0 wml. TBOTE e RO, offset 0x020, reset 0 wml. TBOTE e RO, offset 0 wml. TBOTE	type RO, offset 0xFF4, reset 0x0000.0         type RO, offset 0xFF8, reset 0x0000.0         type RO, offset 0xFF6, reset 0x0000.0         type RO, offset 0xFFC, reset 0x0000.0         type RO, offset 0xFFC, reset 0x0000.0         0x4003.0000         0x4003.1000         0x4003.2000         pe R/W, offset 0x000, reset 0x0000.000         ype R/W, offset 0x004, reset 0x0000.000         ype R/W, offset 0x008, reset 0x0000.000         www.         tBOTE         tBC         e R/W, offset 0x018, reset 0x0000.0000         www.         tBOTE         tBC         e RO, offset 0x012, reset 0x0000.0000         www.         tBC         te RO, offset 0x012, reset 0x0000.0000         www.         tBC         te RO, offset 0x024, reset 0x0000.0000         www.         te W1C, offset 0x024, reset 0x0000.0000	0x4003.0000 0x4003.2000       0x4003.1000 0x4003.2000         pe R/W, offset 0x000, reset 0x0000.0000         ype R/W, offset 0x004, reset 0x0000.0000         ype R/W, offset 0x008, reset 0x0000.0000         ype R/W, offset 0x000, reset 0x0000.0000         PWML       TBOTE         PR R/W, offset 0x018, reset 0x0000.0000         PWML       TBOTE         PR R/W, offset 0x018, reset 0x0000.0000         PWML       TBOTE         CBEIM         PWML       CBEIM	type RO, offset 0xFF4, reset 0x0000.00F0           type RO, offset 0xFF4, reset 0x0000.0005           type RO, offset 0xFF8, reset 0x0000.0005           type RO, offset 0xFF6, reset 0x0000.00B1           type RO, offset 0xFFC, reset 0x0000.00B1           type RO, offset 0xFFC, reset 0x0000.00D1           type RO, offset 0x0FFC, reset 0x0000.0000           type RO, offset 0x000, reset 0x0000.0000           type R/W, offset 0x000, reset 0x0000.0000           ype R/W, offset 0x004, reset 0x0000.0000           ype R/W, offset 0x004, reset 0x0000.0000           ype R/W, offset 0x008, reset 0x0000.0000           ype R/W, offset 0x018, reset 0x0000.0000           ype R/W, offset 0x020, reset 0x0000.0000           ype R/W, offset 0x020, reset 0x0000.0000           ype R/W, offset 0x020, reset 0x0000.0000	type RO, offset 0xFF4, reset 0x0000.00F0   type RO, offset 0xFF8, reset 0x0000.0005   type RO, offset 0xFF8, reset 0x0000.0005   type RO, offset 0xFFC, reset 0x0000.00B1   type RO, offset 0xFFC, reset 0x0000.0005   type RO, offset 0x000, reset 0x0000.0000   type RW, offset 0x000, reset 0x0000.0000   ype RW, offset 0x002, reset 0x0000.0000   ype RW, offset 0x002, reset 0x0000.0000   ype RW, offset 0x002, reset 0x0000.0000   ype RW, offset 0x018, reset 0x0000.0000   ype RW, offset 0x014, reset 0x0000.0000   ype RW, offset 0x024, reset 0x0000.0000	type RO, offset 0xFF4, reset 0x0000.00F0 type RO, offset 0xFF8, reset 0x0000.0005 type RO, offset 0xFF8, reset 0x0000.0005 type RO, offset 0xFFC, reset 0x0000.0005 type RO, offset 0xFFC, reset 0x0000.00B1 type RO, offset 0xFFC, reset 0x0000.00D1 type RO, offset 0xFFC, reset 0x0000.00D1 type RO, offset 0xFFC, reset 0x0000.00D1 type RO, offset 0xFFC, reset 0x0000.00D0 type RO, offset 0xFFC, reset 0x0000.00D0 type RO, offset 0xFFC, reset 0x0000.00D0 type RO, offset 0x000, reset 0x0000.0000 type ROW, offset 0x000, reset 0x0000.0000 te ROW, offset 0x0018, reset 0x0000.0000 te ROW, offset 0x018, reset 0x0000.0000 te ROW, offset 0x012, reset 0x0000.0000 te ROW, offset 0x024, reset 0x0000.0000 te ROW offset 0x024, reset	type R0, offset 0xFF4, reset 0x0000.00F0         i	type RO, offset 0xFF4, reset 0x0000.00F0         interference         interference <td>Image: state in the s</td> <td>image: base base base base base base base base</td> <td>type R0, offset 0xFF4, reset 0x0000.00F0         image: constraint ox FF4, reset 0x0000.00F0         constraint ox FF4, reset 0x0000.00F0           type R0, offset 0xFF4, reset 0x0000.00F0         image: constraint ox FF4, reset 0x0000.00F0         image: constraint ox FF4, reset 0x0000.00F0         image: constraint ox FF4, reset 0x0000.00F0           type R0, offset 0xFF6, reset 0x0000.00F0         image: constraint ox FF4, reset 0x0000.00F1         image: constraint ox FF4, reset 0x0000.00F1         image: constraint ox FF4, reset 0x0000.00F1           type R0, offset 0xFF6, reset 0x0000.00F0         image: constraint ox FF4, reset 0x0000.00F1         image: constraint ox FF4, reset 0x0000.00F1         image: constraint ox FF4, reset 0x0000.00F1           type R0, offset 0x000, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000           type RW, offset 0x000, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x000.0000           type RW, offset 0x000, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000           ter RW, offset 0x006, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000           ter RW, offse</td> <td>type R0, offset 0xFF4, reset 0x0000.00F0         c.c.c.c.c.c.c.c.c.c.c.c.c.c.c.c.c.c.c.</td>	Image: state in the s	image: base base base base base base base base	type R0, offset 0xFF4, reset 0x0000.00F0         image: constraint ox FF4, reset 0x0000.00F0         constraint ox FF4, reset 0x0000.00F0           type R0, offset 0xFF4, reset 0x0000.00F0         image: constraint ox FF4, reset 0x0000.00F0         image: constraint ox FF4, reset 0x0000.00F0         image: constraint ox FF4, reset 0x0000.00F0           type R0, offset 0xFF6, reset 0x0000.00F0         image: constraint ox FF4, reset 0x0000.00F1         image: constraint ox FF4, reset 0x0000.00F1         image: constraint ox FF4, reset 0x0000.00F1           type R0, offset 0xFF6, reset 0x0000.00F0         image: constraint ox FF4, reset 0x0000.00F1         image: constraint ox FF4, reset 0x0000.00F1         image: constraint ox FF4, reset 0x0000.00F1           type R0, offset 0x000, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000           type RW, offset 0x000, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x000.0000           type RW, offset 0x000, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000           ter RW, offset 0x006, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000         image: constraint ox FF4, reset 0x0000.0000           ter RW, offse	type R0, offset 0xFF4, reset 0x0000.00F0         c.c.c.c.c.c.c.c.c.c.c.c.c.c.c.c.c.c.c.

	.M3S6														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15		13	12 ffset 0x034,	11	10	9	8	7	6	5	4	3	2	1	0
	ίΑΙ ΟΠΚ, Ι	ype R/w, o	iiset 0x034,	leset uxu											
							TBI	I MRL							
GPTMTAF	R, type R/	W, offset 0	x038, reset	0x0000.00	00										
											TA	PSR			
GPTMTBF	PR, type R/	W, offset 0	x03C, reset	0x0000.00	00										
COTMEAD			0.40		000						IB	PSR			
GPTMTAP	wirk, type	k/w, onset	0x040, rese		000										
											TAF	 PSMR			
GPTMTBF	MR, type	R/W, offset	0x044, rese	 et 0x0000.0	0000										
											TBF	PSMR			
GPTMTAF	, type RO	offset 0x0	48, reset 0x	0000.FFFF	(16-bit mo	de) and 0x	FFFF.FFFF	(32-bit mo	de)						
								RH							
							TA	RL							
GPTMTBF	type RO	, offset 0x0	4C, reset 0	x0000.FFFI	F										
							TR	 BRL							
Watchd	<b>T</b> ime						16								
	000.000	)													
		V	000												
MD I LOAI	D, type R/V	V, offset 0x	000, reset 0	xFFFF.FF	F		WDT	l oad							
	D, type R/V	V, offset 0x	000, reset 0	)xFFFF.FFf	F			[Load							
								ГLoad ГLoad							
			000, reset 0 004, reset 0				WDT								
							WDT WDT	ΓLoad							
WDTVALL	IE, type R	D, offset 0x		)xFFFF.FFI			WDT WDT	FLoad ™alue							
WDTVALL	IE, type R	D, offset 0x	004, reset (	)xFFFF.FFI			WDT WDT	FLoad ™alue							
WDTVALU	IE, type R(	D, offset 0x offset 0x00	004, reset C	)xFFFF.FFI			WDT WDT	FLoad ™alue						RESEN	INTEN
WDTVALU	IE, type R(	D, offset 0x	004, reset C	)xFFFF.FFI			WDT WDT WDT	TLoad						RESEN	INTEN
WDTVALU WDTCTL,	IE, type R(	D, offset 0x offset 0x00	004, reset C	)xFFFF.FFI			WDT WDT WDT	TLoad TValue TValue TValue TIntClr						RESEN	INTEN
WDTVALL WDTCTL, WDTICR,	IE, type R/W, type R/W,	D, offset 0x offset 0x00	004, reset 0 18, reset 0x0 C, reset -	0000.0000			WDT WDT WDT	TLoad						RESEN	INTEN
WDTVALL WDTCTL, WDTICR,	IE, type R/W, type R/W,	D, offset 0x offset 0x00	004, reset C	0000.0000			WDT WDT WDT	TLoad TValue TValue TValue TIntClr						RESEN	INTEN
WDTVALL WDTCTL, WDTICR,	IE, type R/W, type R/W,	D, offset 0x offset 0x00	004, reset 0 18, reset 0x0 C, reset -	0000.0000			WDT WDT WDT	TLoad TValue TValue TValue TIntClr						RESEN	
WDTVALU WDTCTL, WDTICR,	IE, type R/W, type R/W, type WO, o	D, offset 0x00	004, reset 0 18, reset 0x0 C, reset -	0000.0000			WDT WDT WDT	TLoad TValue TValue TValue TIntClr						RESEN	
WDTVALL WDTCTL, WDTICR,	IE, type R/W, type R/W, type WO, o	D, offset 0x00	004, reset 0x0 98, reset 0x0 C, reset -	0000.0000			WDT WDT WDT	TLoad TValue TValue TValue TIntClr						RESEN	
WDTVALU WDTCTL, WDTICR,	IE, type R/W, type R/W, type WO, o	D, offset 0x00	004, reset 0x0 98, reset 0x0 C, reset -	0000.0000			WDT WDT WDT	TLoad TValue TValue TValue TIntClr						RESEN	WDTRIS
WDTVALL WDTCTL, WDTICR, WDTRIS,	IE, type R/W, type R/W, type WO, o	D, offset 0x offset 0x00 offset 0x000 ffset 0x010	004, reset 0x0 98, reset 0x0 C, reset -	DxFFF.FFI 0000.0000 000.0000 000.0000 000.0000	FF		WDT WDT WDT	TLoad TValue TValue TValue TIntClr						RESEN	WDTRIS
WDTVALL WDTCTL, WDTICR, WDTRIS,	IE, type R/W, type R/W, type WO, o	D, offset 0x offset 0x00 offset 0x000 ffset 0x010	004, reset 0x0 08, reset 0x0 C, reset - I, reset 0x00	DxFFF.FFI 0000.0000 000.0000 000.0000 000.0000	FF		WDT WDT WDT WDT WDT	TLoad TValue TValue TValue TIntClr						RESEN	WDTRIS
WDTVALU WDTCTL, WDTICR, WDTRIS, 1 WDTRIS, WDTTEST	IE, type R/W, type R/W, type WO, o type RO, o type RO, o	D, offset 0x00	004, reset 0x0 18, reset 0x0 C, reset - 1, reset 0x00 1, reset 0x00 14, reset 0x00	DxFFF.FFI 0000.0000 000.0000 000.0000 000.0000 000.0000 000.0000	FF		WDT WDT WDT	TLoad TValue TValue TValue TIntClr						RESEN	UNTEN WDTRIS WDTMIS
WDTVALU WDTCTL, WDTICR, WDTRIS, 1 WDTRIS, 1 WDTTEST	IE, type R/W, type R/W, type WO, o type RO, o type RO, o	D, offset 0x00	004, reset 0x0 08, reset 0x0 C, reset - I, reset 0x00	DxFFF.FFI 0000.0000 000.0000 000.0000 000.0000 000.0000 000.0000	FF		WDT WDT WDT WDT WDT	Load						RESEN	WDTRIS
WDTVALU WDTCTL, WDTICR, WDTRIS, 1 WDTRIS, 1 WDTTEST	IE, type R/W, type R/W, type WO, o type RO, o type RO, o	D, offset 0x00	004, reset 0x0 18, reset 0x0 C, reset - 1, reset 0x00 1, reset 0x00 14, reset 0x00	DxFFF.FFI 0000.0000 000.0000 000.0000 000.0000 000.0000 000.0000	FF		WDT WDT WDT WDT WDT STALL	Lock						RESEN	WDTRIS
WDTVALL WDTCTL, WDTCR, WDTRIS, WDTRIS, WDTTEST	IE, type R/W, type R/W, type WO, o type RO, o type RO, o	D, offset 0x00 offset 0x00 iffset 0x000 iffset 0x010 iffset 0x014 i, offset 0x4 V, offset 0x4	004, reset 0x0 18, reset 0x0 C, reset - 1, reset 0x00 18, reset 0x00 118, reset 0x00 118, reset 0x00 118, reset 0x00	DxFFF.FFI 0000.0000 000.0000 000.0000 000.0000 000.0000 000.0000 000.0000 000.0000	FF		WDT WDT WDT WDT WDT STALL	Load						RESEN	WDTRIS
WDTVALL WDTCTL, WDTCR, WDTRIS, WDTRIS, WDTTEST	IE, type R/W, type R/W, type WO, o type RO, o type RO, o	D, offset 0x00 offset 0x00 iffset 0x000 iffset 0x010 iffset 0x014 i, offset 0x4 V, offset 0x4	004, reset 0x0 18, reset 0x0 C, reset - 1, reset 0x00 1, reset 0x00 14, reset 0x00	DxFFF.FFI 0000.0000 000.0000 000.0000 000.0000 000.0000 000.0000 000.0000 000.0000	FF		WDT WDT WDT WDT WDT STALL	Lock						RESEN	WDTRIS
WDTVALL WDTCTL, WDTCR, WDTRIS, WDTRIS, WDTTEST	IE, type R/W, type R/W, type WO, o type RO, o type RO, o	D, offset 0x00 offset 0x00 iffset 0x000 iffset 0x010 iffset 0x014 i, offset 0x4 V, offset 0x4	004, reset 0x0 18, reset 0x0 C, reset - 1, reset 0x00 18, reset 0x00 118, reset 0x00 118, reset 0x00 118, reset 0x00	DxFFF.FFI 0000.0000 000.0000 000.0000 000.0000 000.0000 000.0000 000.0000 000.0000	FF		WDT WDT WDT WDT WDT STALL	Lock						RESEN	WDTRIS
WDTVALU WDTCTL, WDTICR, WDTRIS, WDTRIS, WDTTEST WDTLOCI	IE, type R/W, type R/W, type WO, o type RO, o type RO, o ; type R/M C, type R/M	D, offset 0x00 offset 0x000 ffset 0x010 ffset 0x014 , offset 0x4 V, offset 0x4 RO, offset	004, reset 0x0 18, reset 0x0 C, reset - 1, reset 0x00 18, reset 0x00 118, reset 0x00 118, reset 0x00 118, reset 0x00	DxFFF.FFI D000.0000 D00.0000 D00.000 D00.000 D00.0000 D00.000 D	FF		WDT WDT WDT WDT WDT STALL	Lock				 		RESEN	WDTRIS
WDTVALU WDTCTL, WDTICR, WDTRIS, WDTRIS, WDTTEST WDTLOCI	IE, type R/W, type R/W, type WO, o type RO, o type RO, o ; type R/M C, type R/M	D, offset 0x00 offset 0x000 ffset 0x010 ffset 0x014 , offset 0x4 V, offset 0x4 RO, offset	004, reset 0x0 08, reset 0x0 C, reset - 1, reset 0x00 1, reset 0x00 118, reset 0x00 118, reset 0x00 0xFD0, reset 0 0xFD0, reset 0	DxFFF.FFI D000.0000 D00.0000 D00.000 D00.000 D00.0000 D00.000 D	FF		WDT WDT WDT WDT WDT STALL	Lock			P	 		RESEN	WDTRIS

ヨ・印・	LIVI3560		<u> </u>								,				
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
VDTPeri	phID6, type	RU, offse	t uxFD8, res	set uxuuuu.	0000										
											P	ID6			
VDTPeri	phID7, type	RO. offse	t 0xFDC. re	set 0x0000.	.0000										
-		-,	,.												
											Р	I ID7			
NDTPeri	phID0, type	RO, offse	t 0xFE0, res	set 0x0000.	0005			1							
											Р	ID0			
NDTPeri	phID1, type	RO, offse	t 0xFE4, res	set 0x0000.	0018										
											Р	ID1			
NDTPeri	phID2, type	RO, offse	t 0xFE8, res	set 0x0000.	0018										
											P	ID2			
VDTPeri	phID3, type	RO, offse	t 0xFEC, re	set 0x0000.	.0001										
		0	0								P	ID3			
VDTPCe	IIID0, type R	O, offset	0xFF0, rese	et 0x0000.00	00D										
												ID0			
	IIID1, type R	O offect	OvEE4 rose	+ 0×0000 0	050						U	IDU			
NDIFCe	пр і, туре к	O, Oliset	UXFF4, Tese												
											C	I ID1			
WDTPCe	IIID2, type R	O. offset	0xFF8, rese	t 0x0000.00	005										
			•												
											С	I ID2			
WDTPCe	IIID3, type R	O, offset	0xFFC, rese	et 0x0000.0	0B1			1							
											С	ID3			
Analog	g-to-Digita	al Conv	verter (Al	) )											
	4003.8000														
ADCACT	SS, type R/V	V, offset 0	x000, reset	0x0000.00	00										
												ASEN3	ASEN2	ASEN1	ASEN
ADCRIS,	type RO, off	fset 0x004	4, reset 0x0	000.000											
												INR3	INR2	INR1	INR0
ADCIM, t	ype R/W, off	set 0x008	, reset 0x00	000.000											
												MADIKE	MAGING	MACING	MAG
ADOIOC			.000	0.00000.000	20							MASK3	MASK2	MASK1	MASK
ADCISC,	type R/W1C	, onset 0x	kouc, reset	0x0000.000	0										
												IN3	IN2	IN1	INO
ADCOST	AT, type R/W	/1C. offee	t 0x010 res	et 0x0000	0000							1 110			1140
.20031	A, GPC N/W	, 01150	. 5.610, 188												
												OV3	OV2	OV1	OV0
	JX, type R/W	, offset 0×	(014. reset (	0x0000.000	0							1			1.0
0	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	,		-										
	EN	//3			E	M2			E	VI1			EM	40	
ADCUST	AT, type R/W		t 0x018, res	et 0x0000.0				1				1			
		,	,												
												UV3	UV2	UV1	UV0
												· · ·			

⊇ĩŋ″L	IVI356	19 1开	业冏												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCSSPF	RI, type R/W	, offset 0x	020, reset 0	x0000.321	0										
			S3			S	S2			SS	51			SS	50
ADCPSSI,	, type WO, o	offset 0x02	8, reset -									1			
												000	000	004	000
												SS3	SS2	SS1	SS0
ADCSAC,	type R/W, o	offset 0x03	0, reset 0x	0000.0000								1			
														AVC	
	JX0, type R		0×0.40 mag		000									AVG	
ADC33INI	unu, type R	MUX7	0x040, 1656		000	MUX6				MUX5				MUX4	
		MUX3				MUX2				MUX1				MUX0	
ADCSSCI	L0, type R/		1x044 reset	t 0x0000 00	00	MOXE				MOXT				Moxo	
TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
TS3	IE3	END3	D3	TS2	IE2	END2	D0 D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
	FO0, type R					1		-	1						
										DA	TA				
ADCSSFI	FO1, type R	O, offset 0	x068, reset	t 0x0000.00	00										
										DA	TA				
ADCSSFI	FO2, type R	O, offset 0	x088, reset	t 0x0000.00	00										
										DA	TA				
ADCSSFI	FO3, type R	O, offset 0	x0A8, rese	t 0x0000.00	000										
										DA	TA				
ADCSSFS	TAT0, type	RO, offset	0x04C, res	set 0x0000.	0100				-			-			
			FULL				EMPTY		HF	۲R			TF	TR	
ADCSSFS	STAT1, type	RO, offset	0x06C, res	set 0x0000.	0100										
			FULL				EMPTY		HF	PTR			TF	TR	
ADCSSFS	TAT2, type	RO, offset	0x08C, res	set 0x0000.	0100										
														TD	
100005	TATO	<b>DO</b>	FULL		0400		EMPTY		HF	۲R			11	TR	
ADCSSFS	STAT3, type	RU, offset	UXUAC, res	set Ux0000.	0100										
			FULL				EMPTY		LIF	۲R			те	TR	
ADCEEM	JX1, type R	O offect 0		0x0000.00	00				HP	i IX			16	11X	
ADCOOM	SAT, type R	o, onset u	, reset		00										
		MUX3				MUX2				MUX1				MUX0	
ADCSSMI	JX2, type R		x080, reset	0x0000.00	00										
		MUX3				MUX2				MUX1				MUX0	
ADCSSCT	L1, type R		x064, reset	0x0000.000	)0				1				1		
	, .ye= 14	,	. ,												
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
							1						1		
ADCSSCT	L2, type R0	D, offset 0>	k084, reset	0x0000.000	00										
ADCSSCT	L2, type R	D, offset 0>	k084, reset	0x0000.000	00										

室间工	_IVI356	00 1円/	业间												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DCSSM	UX3, type F	R/W, offset	0x0A0, res	et 0x0000.0	000										
														MUX0	
ADCSSC	TL3, type R	/W, offset	0x0A4, rese	et 0x0000.0	002										
												TS0	IE0	END0	D0
ADCTML	B, type RO,	offset 0x1	00, reset 0:	x0000.0000											
							C	NT		CONT	DIFF	TS		MUX	
ADCTMLI	B, type WO	, offset 0x1	100, reset 0	x0000.0000	)							1			
															LB
Univer		abranau	In Basai	voro/Tro	nomitto		[a)	1				1			
	base: 0x40		us Recei	vers/Tra	nsmitter	S (UAR I	5)								
	base: 0x40														
UARTDR,	, type R/W,	offset 0x00	)0, reset 0x	0000.0000											
				OE	BE	PE	FE				DA	TA			
UARTRS	R/UARTECI	R. type RO	. offset 0x0	04, reset 0	k0000.0000			1							
			,	Ĺ											
												OE	BE	PE	FE
	R/UARTECI	R type WO	) offset 0x(	 004, reset 0	×0000 0000	)									
OAITITO		it, type we	, 011301 070			,									
											D/				
	turne BO e	ffoot 0x01	e rooot Ov0	000 0000							Dr				
UARTER,	type RO, o	inset uxu i	b, reset uxu	000.0090											
									DVEE		DVEE	DU OV			
				<u> </u>	-			TXFE	RXFF	TXFF	RXFE	BUSY			
UARTIBR	D, type R/V	V, offset Ux	(024, reset	0x0000.000	0										
							DIV	/INT							
UARTFB	RD, type R/	W, offset 0	x028, reset	0x0000.00	00										
												DIVF	RAC		
UARTLCF	RH, type R/	W, offset 0	x02C, rese	t 0x0000.00	00			_				_			
								SPS	WL	.EN	FEN	STP2	EPS	PEN	BRK
UARTCT	L, type R/W	, offset 0x0	)30, reset 0	x0000.0300											
						RXE	TXE	LBE							UARTEN
UARTIFL	S, type R/W	l, offset 0x	034, reset (	x0000.0012	2										
											RXIFLSEL			TXIFLSEL	
UARTIM,	type R/W, c	offset 0x03	8, reset 0x(	0000.0000											
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS	, type RO, o	offset 0x03	C, reset 0x	0000.000F						1					
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS	, type RO,	offset 0x04	10. reset 0x	0000.0000				1							
	., ., ., ., .,														
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
					OLIVIIO	DLIVIIO	FLIVIIO		111110	I AIVIIO	INAIWI 3				

	.1013560														
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JARTICR,	type witc,	onset uxt	044, reset 0	20000.0000											
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
JARTPerii	phID4. type	RO. offse	et 0xFD0, re	set 0x0000				1							
		,													
											PI	D4			
UARTPeri	phID5, type	RO, offse	et 0xFD4, re	set 0x0000	.0000										
											PI	D5			
UARTPeri	phID6, type	RO, offse	et 0xFD8, re	set 0x0000	.0000										
		"									PI	D6			
JARTPeri	phID7, type	RO, offse	et 0xFDC, re	eset 0x0000	0.0000			1							
											PI	D7			
	nhiD0 type	RO offer	et 0xFE0, re	 	0011							57			
	р.п. <b>с.</b> , суре														
											PI	l D0			
JARTPeri	phID1, type	RO, offse	et 0xFE4, re	set 0x0000	.0000			1							
									1	1	PI	D1		1	
JARTPerij	phID2, type	RO, offse	et 0xFE8, re	set 0x0000	.0018										
											PI	D2			
UARTPeri	phID3, type	RO, offse	et 0xFEC, re	eset 0x0000	.0001										
			0								PI	D3			
UARTPCE	IIIDU, type i	RO, offset	0xFF0, res	et 0x0000.0	UUD										
											CI	D0			
UARTPCe	IIID1. type F	RO. offset	0xFF4, res	et 0x0000.0	0F0			1			0.	20			
		,													
											CI	D1			
UARTPCe	IIID2, type I	RO, offset	0xFF8, res	et 0x0000.0	005			1							
											CI	D2			
JARTPCe	IIID3, type I	RO, offset	0xFFC, res	et 0x0000.	00B1										
											CI	D3			
	onous S e: 0x4000		erface (S	SSI)											
SSICR0, ty	ype R/W, of	fset 0x000	), reset 0x0	000.000											
				CR				SPH	SPO	FF	RF		D	SS	
SSICR1, ty	ype R/W, of	fset 0x004	l, reset 0x0	000.0000											
												000	MO	005	1.014
	DO DAN off	of 0x000	react Out O	00.0000								SOD	MS	SSE	LBM
SOLDR, TYP	pe R/W, offs	et 0x008,	reset 0x00	00.0000											
							D	 ATA							
SSISR tyr	oe RO offer	at 0x00C .	reset 0x000	0.0003			10								
				1											


31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSICPSR,	type R/W,	offset 0x01	0, reset 0x	0000.0000											
	- DAM - 66-										CPS	DVSR			
зыни, тур	e R/W, ons	et 0x014, re	eset uxuuu	0.0000											
												TXIM	RXIM	RTIM	RORIN
SSIRIS. tv	pe RO. offs	et 0x018, r	eset 0x000	0.0008									TOUM		Ttortin
	po 110, one														
												TXRIS	RXRIS	RTRIS	RORRI
SSIMIS, ty	pe RO, off	et 0x01C, i	reset 0x00	00.0000				1							
												TXMIS	RXMIS	RTMIS	RORM
SSIICR, ty	pe W1C, of	fset 0x020,	reset 0x00	000.0000				-		-		-			_
														RTIC	RORIO
SSIPeriph	ID4, type R	O, offset 0	xFD0, rese	t 0x0000.00	00										
CCIDerinh		0. affa at 0.		A 0×0000 000	00						P	'ID4			
SSIPeriph	iD5, type R	O, onset u	KFD4, rese	t 0x0000.00	00										
											P	ID5			
SSIPeriph	ID6. type R	O. offset 0	xFD8. rese	t 0x0000.00	00										
	- , , , , ,	-,	-,												
											P	ID6			
SSIPeriph	ID7, type R	O, offset 0	xFDC, rese	et 0x0000.00	00			1							
											P	ID7			
SSIPeriph	ID0, type R	O, offset 0	xFE0, rese	t 0x0000.002	22			-		-		-			_
											P	ID0			
SSIPeriph	ID1, type R	O, offset 0	xFE4, rese	t 0x0000.000	00			1				1			
		0 - 6									P	'ID1			
SSIPeripn	ID2, type R	O, offset 0	KFE8, rese	t 0x0000.00 <sup>,</sup>	18										
											P	ID2			
SSIPeriph	ID3. type R	O. offset 0	xFEC. rese	et 0x0000.00	01			1							
		_,													
											P	ID3			
SSIPCellIC	00, type RC	, offset 0xl	FF0, reset	0x0000.000	)			1							
											C	ID0			
SSIPCellIE	01, type RC	, offset 0xI	FF4, reset	0x0000.00F	)										
											C	ID1			
SSIPCellIE	02, type RC	, offset 0xI	FF8, reset	0x0000.0005	5										
											C	ID2			
SSIPCeIIIE	03, type RC	, offset 0xI	FC, reset	0x0000.00B	1										
											-				
								1			C C	ID3			

	_1015500														
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
<sup>2</sup> C Mas		15	12		10	9	0	,	0	5	4		2	,	0
	ster ter 0 base:	0x4002 (	0000												
	type R/W, o			000.0000											
,	- <b>,</b> ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,														
											SA				R/S
2CMCS,	type RO, of	fset 0x004	, reset 0x00	00.0000				1							
									BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
2CMCS,	type WO, of	fset 0x004	l, reset 0x00	000.000	-	-		-				-	_		-
												ACK	STOP	START	RUN
2CMDR,	type R/W, o	ffset 0x00	8, reset 0x0	000.0000				1							
CMTDD	, type R/W,	offoot 0x0	0C react 0x	0000 0001							DA	ATA			
	, type R/W,	UNSEL UXU	oo, reset 0x	0000.0001											
											Т	 PR			
2CMIMR	, type R/W, o	offset 0x01	0, reset 0x0	0000.0000				1							
	, , ,		.,												
															IM
2CMRIS,	type RO, of	fset 0x014	4, reset 0x00	000.0000				1				1			
															RIS
I2CMMIS,	, type RO, o	ffset 0x018	B, reset 0x0	000.000	*	*									
															MIS
I2CMICR,	, type WO, o	ffset 0x01	C, reset 0x0	0000.0000											
															IC
I2CMCR	type R/W, o	ffeet 0x02	n reset 0x0	000 0000											ic
	type raw, o	11361 0202	, 16361 070												
										SFE	MFE				LPBK
Intor-In	tegrated	Circuit	(I <sup>2</sup> C) Inte	orfaco				1							
I <sup>2</sup> C Sla		onoun	(1 0) 1110												
	ve 0 base: (	0x4002.08	800												
2CSOAR	, type R/W,	offset 0x0	00, reset 0x	0000.0000											
												OAR			
12CSCSR	, type RO, o	ffset 0x00	4, reset 0x0	000.0000											
													FBR	TREQ	RREG
I2CSCSR	, type WO, c	offset 0x00	)4, reset 0x(	0000.0000											
00077		H													DA
IZCSDR, 1	type R/W, of	riset 0x008	o, reset 0x00	000.0000											
											D.	 ATA			
2CSIMP	type R/W, c	ffset NvNN	C reset 0v								U/				
2001111,	Gpe NW, C		5, 1636t UX												
															IM
								I							

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2CSRIS, t	type RO, of	fset 0x010,	reset 0x00	00.0000				1							
															RIS
2CSMIS,	type RO, of	ffset 0x014,	reset 0x00	000.0000											
															MIS
2CSICR, 1	type WO, o	ffset 0x018,	, reset 0x0	000.0000											
															IC
	Compa														
Base 0x4	4003.C000	)													
ACMIS, ty	pe R/W1C,	offset 0x00	), reset 0x0	000.000											
															IN0
ACRIS, ty	pe RO, offs	et 0x04, res	set 0x0000	.0000											
															IN0
ACINTEN,	, type R/W,	offset 0x08	, reset 0x0	000.0000											
															INO
ACREECT	L type R/V	V, offset 0x'	10 reset 0	~0000 0000											1140
	L, type i a i	, 011001 0x	10, 10001 0												
						EN	RNG						VF	REF	
ACSTATO.	type RO, o	offset 0x20,	reset 0x00	00.0000											
- ,															
														OVAL	
ACCTL0, 1	type R/W, c	offset 0x24,	reset 0x00	00.0000											
				TOEN	ASI	RCP		TSLVAL	TS	SEN	ISLVAL	IS	EN	CINV	

# 查询"LM3S608"供应商 C Ordering and Contact Information

# C.1 Ordering Information



#### Table C-1. Part Ordering Information

Orderable Part Number	Description						
LM3S608-IQN50	Stellaris <sup>®</sup> LM3S608 Microcontroller						
LM3S608-IQN50(T)	Stellaris <sup>®</sup> LM3S608 Microcontroller						

# C.2 Kits

The Luminary Micro Stellaris<sup>®</sup> Family provides the hardware and software tools that engineers need to begin development quickly.

 Reference Design Kits accelerate product development by providing ready-to-run hardware, and comprehensive documentation including hardware design files:

http://www.luminarymicro.com/products/reference\_design\_kits/

 Evaluation Kits provide a low-cost and effective means of evaluating Stellaris<sup>®</sup> microcontrollers before purchase:

http://www.luminarymicro.com/products/evaluation\_kits/

 Development Kits provide you with all the tools you need to develop and prototype embedded applications right out of the box:

http://www.luminarymicro.com/products/boards.html

See the Luminary Micro website for the latest tools available or ask your Luminary Micro distributor.

# C.3 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the

Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

# C.4 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3