


PROCESSOR SUPERVISORY CIRCUITS WITH WINDOW-WATCHDOG

FEATURES

- Controlled Baseline
 - One Assembly/Test Site, One Fabrication Site
- Extended Temperature Performance of -55°C to 125°C
- Enhanced Diminishing Manufacturing Sources (DMS) Support
- Enhanced Product-Change Notification
- Qualification Pedigree (1)
- Window-Watchdog With Programmable Delay and Window Ratio
- 6-Pin SOT-23 Package
- Supply Current of 9 μA (Typ)
- Power On Reset Generator With a Fixed Delay Time of 25 ms
- Precision Supply Voltage Monitor 2.5 V, 3 V, 3.3 V, 5 V
- Open-Drain Reset Output
- (1) Component qualification in accordance with JEDEC and industry standards to ensure reliable operation over an extended temperature range. This includes, but is not limited to, Highly Accelerated Stress Test (HAST) or biased 85/85, temperature cycle, autoclave or unbiased HAST, electromigration, bond intermetallic life, and mold compound life. Such qualification testing should not be viewed as justifying use of this component beyond specified performance and environmental limits.

APPLICATIONS

- Applications Using DSPs, Microcontrollers, or Microprocessors
- Safety Critical Systems
- Automotive Systems
- Healing Systems



ACTUAL SIZE 3,00 mm x 3,00 mm

DESCRIPTION

The TPS3813 family of supervisory circuits provides circuit initialization and timing supervision, primarily for DSPs and processor-based systems.

During power on, $\overline{\text{RESET}}$ is asserted when supply voltage (V_{DD}) becomes higher than 1.1 V. Thereafter, the supervisory circuit monitors V_{DD} and keeps $\overline{\text{RESET}}$ active as long as V_{DD} remains below the threshold voltage (V_{IT}) . An internal timer delays the return of the output to the inactive state (high) to ensure proper system reset. The delay time, $t_d = 25$ ms typical, starts after V_{DD} has risen above the threshold voltage (V_{IT}) . When the supply voltage drops below the threshold voltage (V_{IT}) , the output becomes active (low) again. No external components are required. All the devices of this family have a fixed-sense threshold voltage (V_{IT}) set by an internal voltage divider.




df.dzsc.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



TYPICAL OPERATING CIRCUIT





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

For safety critical applications the TPS3813 family incorporates a so-called window-watchdog with programmable delay and window ratio. The upper limit of the watchdog time-out can be set by either connecting WDT to GND, V_{DD} , or using an external capacitor. The lower limit and thus the window ratio is set by connecting WDR to GND or V_{DD} . The supervised processor now needs to trigger the TPS3813 within this window not to assert a $\overline{\text{RESET}}$.


The product spectrum is designed for supply voltages of 2.5 V, 3 V, 3.3 V, and 5 V. The circuits are available in a 6-pin SOT-23 package.

The TPS3813 devices are characterized for operation over a temperature range of -55°C to 125°C.

PACKAGE INFORMATION

T _A	DEVICE NAME	THRESHOLD VOLTAGE	MARKING
	TPS3813J25MDBVREP	2.25 V	PLEM
–55°C to 125°C	TPS3813L30MDBVREP	2.64 V	PLFM
-55 C to 125 C	TPS3813K33MDBVREP	2.93 V	PLGM
	TPS3813I50MDBVREP	4.55 V	PLHM

ORDERING INFORMATION



TPS3813 FUNCTION/TRUTH TABLE

V _{DD} > V _{IT}	RESET
0	L
1	Н




Figure 1. Timing Diagram

The lower boundary of the watchdog window starts with the rising edge of the WDI trigger pulse. At the same time, all internal timers will be reset. If an external capacitor is used, the lower boundary is impacted due to the different oscillator frequency. This is described in more detail in the following section. The timing diagram and especially the shaded boundary is prepared in a nonreal ratio scale to better visualize the description.



Terminal Functions

TERMINAL		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
GND	2	I	Ground	
RESET	6	0	pen-drain reset output	
V_{DD}	4	ı	Supply voltage and supervising input	
WDI	1	ı	/atchdog timer input	
WDR	5	I	ctable watchdog window ratio input	
WDT	3	I	Programmable watchdog delay input	

DETAILED DESCRIPTION

IMPLEMENTED WINDOW-WATCHDOG SETTINGS

There are two different ways to set up the watchdog window. The first way is to use the implemented timing which is a default setting. Or, the default settings can be activated by wiring the WDT and WDR pin to V_{DD} or GND. There are a total of four different timings available with these settings which are listed in the table below.

SELECTED C	PERATION MODE	WINDOW FRAME	LOWER WINDOW FRAME
		Max = 0.3 s	Max = 9.46 ms
	WDR = 0 V	Typ = 0.25 s	$Typ = 7.86\;ms$
WDT = 0 V		Min = 0.2 s	Min = 6.27 ms
VVDT = 0 V		Max = 0.3 s	Max = 2.43 ms
	$WDR = V_{DD}$	Typ = 0.25 s	Typ = 2 ms
		Min = 0.2 s	Max = 9.46 ms Typ = 7.86 ms Min = 6.27 ms Max = 2.43 ms Typ = 2 ms Min = 1.58 ms Max = 93.8 ms Typ = 78.2 ms Min = 62.5 ms Max = 23.5 ms
		Max = 3 s	Max = 93.8 ms
	WDR = 0 V	Typ = 2.5 s	Typ = 78.2 ms
$WDT = V_{DD}$		Min = 2 s	Min = 62.5 ms
VVD1 = VDD		Max = 3 s	Max = 23.5 ms
	$WDR = V_{DD}$	Typ = 2.5 s	Typ = 19.6 ms
		Min = 2 s	Min = 15.6 ms

To visualize the values named in the table, a timing diagram (see Figure 2) was prepared. The timing diagram is used to describe the upper and lower boundary settings. For an application, the important boundaries are the $t_{boundary,max}$ and $t_{window,min}$. Within these values, the watchdog timer should be retriggered to avoid a timeout condition or a boundary violation in the event of a trigger pulse in the lower boundary. The values in the table above are typical and worst case conditions. They are valid over the whole temperature range of -55° C to 125° C.

In the shaded area of Figure 2, it cannot be predicted if the device will detect a violation or not and release a reset. This is also the case between the boundary tolerance of $t_{boundary,min}$ and $t_{boundary,max}$ as well as between $t_{window,min}$ and $t_{window,max}$. It is important to set up the trigger pulses accordingly to avoid violations in these areas.




Figure 2. Upper and Lower Boundary Visualization

TIMING RULES OF WINDOW-WATCHDOG

After the reset of the supervisor is released, the lower boundary of the first WDI window is disabled. However, after the first WDI pulse low-to-high transition is detected, the lower boundary function of the window is enabled. All further WDI pulses will need to fit into the configured window frame.

PROGRAMMABLE WINDOW-WATCHDOG BY USING AN EXTERNAL CAPACITOR

The upper boundary of the watchdog timer can be set by an external capacitor connected between the WDT pin and GND. Common consumer electronic capacitors can be used to implement this feature. They should have low ESR and low tolerances since the tolerances have to be considered if the calculations are performed. The first formula is used to calculate the upper window frame. After calculating the upper window frame, the lower boundary can be calculated. As in the last example, the most important values are the $t_{boundary,max}$ and $t_{window,min}$. The trigger pulse has to fit into this window frame.

The external capacitor should have a value between a minimum of 47 pF and a maximum of 63 nF.

SELECTED OPERA	ATION MODE	WINDOW FRAME
WDT – ovternal canacitar C	WDR = 0 V and WDR = V_{DD}	$t_{window,max} = 1.25 \times t_{window,typ}$
WDT = external capacitor $C_{(ext)}$	WDR = 0 V and WDR = V _{DD}	$t_{window,min} = 0.75 \times t_{window,typ}$

$$t_{\text{window,typ}} = \left(\frac{C_{\text{(ext)}}}{15.55 \text{ pF}} + 1\right) \times 6.25 \text{ ms}$$
(1)

LOWER BOUNDARY CALCULATION

The lower boundary can be calculated based on the values given in the switching characteristics. Additionally, facts have to be taken into account to verify that the lower boundary is where it is expected. Since the internal oscillator of the window watchdog is running free, any rising edge at the WDI pin will be taken into account at the next internal clock cycle. This happens regardless of the external source. Since the shift between internal and external clock is not known, it is best to consider the worst case condition for calculating this value.

SELECTED OPERATION	N MODE	LOWER BOUNDARY OF FRAME
		$t_{boundary,max} = t_{window,max} / 23.5$
	WDR = 0 V	$t_{boundary,typ} = t_{window,typ} / 25.8$
W/DT - external capacitor C		$t_{boundary,min} = t_{window,min} / 28.7$
WDT = external capacitor $C_{(ext)}$		$t_{boundary,max} = t_{window,max} / 51.6$
	$WDR = V_{DD}$	$t_{boundary,typ} = t_{window,typ} / 64.5$
		$t_{boundary,min} = t_{window,min} / 92.7$

WATCHDOG SOFTWARE CONSIDERATIONS

To benefit from the window watchdog feature and help the watchdog timer monitor the software execution more closely, it is recommended that the watchdog be set and reset at different points in the program rather than pulsing the watchdog input periodically by using the prescaler of a microcontroller or DSP. Furthermore, the watchdog trigger pulses should be set to different timings inside the window frame to release a defined reset, if the program should hang in any subroutine. This allows the window watchdog to detect timeouts of the trigger pulse as well as pulses that distort the lower boundary.

APPLICATION EXAMPLE

A typical application example (see Figure 3) is used to describe the function of the watchdog in more detail.

To configure the window watchdog function, two pins are provided by the TPS3813. These pins set the window timeout and ratio.

The window watchdog ratio is a fixed ratio, which determines the lower boundary of the window frame. It can be configured in two different frame sizes.




SCESSAS ATMAY 2006 HERVISED WALL 2006

If the window watchdog ratio pin (WDR) is set to V_{DD} , Position 1 in Figure 3, then the lower window frame is a value based on a ratio calculation of the overall window timeout size: For the watchdog timeout pin (WDT) connected to GND, it is a ratio of 1:124.9, for WDT connected to V_{DD} , it is a ratio of 1:127.7, and for an external capacitor connected to WDT, it is a ratio of 1:64.5.

If the window watchdog ratio pin (WDR) is set to GND, Position 2, the lower window frame will be a value based on a ratio calculation of the overall window timeout size: For the watchdog timeout pin (WDT) connected to GND, it will be a ratio of 1:31.8, for WDT connected to V_{DD} it will be 1:32, and for an external capacitor connected to WDT it will be 1:25.8.

The watchdog timeout can be set in two fixed timings of 0.25 seconds and 2.5 seconds for the window or can by programmed by connecting a external capacitor with a low leakage current at WDT.

Example: If the watchdog timeout pin (WDT) is connected to V_{DD} , the timeout will be 2.5 seconds. If the window watchdog ratio pin (WDR) is set in this configuration to a ratio of 1:127.7 by connecting the pin to V_{DD} , the lower boundary is 19.6 ms.



- A. Watchdog window ratio
- B. Watchdog timeout set to typical 2.5 sec
- C. Watchdog timeout programmed by external capacitor
- D. Watchdog timeout set to typical 0.25 sec

Figure 3. Application Example

查<u>"www.ti.com</u> 查<u>词"TPS3813K33-EP"供应商</u>

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted) (1)

		UNIT
	Supply voltage ⁽²⁾	7 V
V_{DD}	RESET	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
	All other pins (2)	−0.3 V to 7 V
I _{OL}	Maximum low output current	5 mA
I _{OH}	Maximum high output current	–5 mA
I _{IK}	Input clamp current ($V_I < 0$ or $V_I > V_{DD}$)	±20 mA
I _{OK}	Output clamp current ($V_O < 0$ or $V_O > V_{DD}$)	±20 mA
	Continuous total power dissipation	See Dissipation Rating Table
T _A	Operating free-air temperature range	−55°C to 125°C
T _{stg}	Storage temperature range	−65°C to 150°C
	Soldering temperature	260°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATING TABLE

	PACKAGE	T _A < 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 85°C POWER RATING
Γ	DBV	437 mW	3.5 mW/°C	280 mW	227 mW




Figure 4. TPS3813K33DBV Wirebond Life

⁽²⁾ All voltage values are with respect to GND. For reliable operation, the device should not be operated at 7 V for more than t = 1000h continuously.





RECOMMENDED OPERATING CONDITIONS

at specified temperature range

		MIN	MAX	UNIT
V_{DD}	Supply voltage	2	6	V
V_{I}	Input voltage	0	$V_{DD} + 0.3$	V
V_{IH}	High-level input voltage	0.7 x V _{DD}		V
V_{IL}	Low-level input voltage		$0.3 \times V_{DD}$	V
$\Delta t/\Delta V$	Input transition rise and fall rate		100	ns/V
t _w	Pulse width of WDI trigger pulse	50		ns
T_A	Operating free-air temperature range	-55	125	°C

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS	3	MIN	TYP	MAX	UNIT
			$V_{DD} = 2 \text{ V to 6 V}, I_{OL} = 500 \mu\text{A}$				0.2	
V_{OL}	Low-level output voltage		$V_{DD} = 3.3 \text{ V } I_{OL} = 2 \text{ mA}$				0.4	V
			V _{DD} = 6 V, I _{OL} = 4 mA				0.4	
	Power up reset voltage (1)	$V_{DD} \ge 1.1 \text{ V}, I_{OL} = 50 \mu\text{A}$				0.2	V
		TPS3813J25			2.2	2.25	2.3	
	Power up reset voltage Power up reset voltage (Negative-going input threshold voltage (2) /hys Hysteresis High-level input current Low-level input current High-level output current	TPS3813L30			2.58	2.64	2.7	
V_{IT}		TDC2042K22	T _A = 25°C		2.87	2.93	3	V
	voltage (2)	V_DD V_DD	T _A = Full Range		2.8		3.1	
		TPS3813I50			4.45	0.2 0.4 0.4 0.4 0.2 2.25 2.3 3.2.64 2.7 2.93 3.3 3.1 3.4.55 4.65 30 35 40 60 100 1000 1000 1000 1000 1000 1000		
		TPS3813J25				30		
\ /	V _{hys} Hysteresis T	TPS3813L30				35		\/
v hys		TPS3813K33				40		mV
		TPS3813I50			60			
		WDL WDD	WDL V 6 V WDD V 6 V	T _A = 25°C	-100		100	
	High-level input current	,	$WDI = V_{DD} = 6 \text{ V}, WDR = V_{DD} = 6 \text{ V}$	T _A = Full Range	-1000		1000	_
I _{IH}	nign-ievei input current	WDT	$WDT = V_{DD} = 6 \text{ V}, V_{DD} > V_{IT},$	T _A = 25°C	-100		0.2 0.4 0.4 0.2 2.25 2.3 2.64 2.7 2.93 3 3.1 4.55 4.65 30 35 40 60 1000 1000 1000 1000 1000 1000 100	
		WDI SECT III I	T _A = Full Range	-1000	0.2 0.4 0.4 0.2 2.25 2.3 2.64 2.7 2.93 3 3.1 4.55 4.65 30 35 40 60 100 1000 1000 1000 1000 1000 1000			
		WDL WDD	WDL OV WDD OV V 6V	T _A = 25°C	-100		100	nA
	Low lovel innut ourrent	WDI, WDR	$WDI = 0 V, WDR = 0 V, V_{DD} = 6 V$	T _A = Full Range	-1000	0.4 0.4 0.2 2.25 2.33 2.64 2.7 2.93 3 3.1 4.55 4.65 30 35 40 60 1000 1000 1000 1000 1000 1000 100		
I	Low-level input current	WDT	WDT = 0 V, $V_{DD} > V_{IT}$, $\overline{RESET} = High$	T _A = 25°C	-100		100	
		VVDT	VVD1 = 0 V, V _{DD} > V _{IT} , RESE1 = High	T _A = Full Range	-1000		1000	
	High lovel output ourrest		V V 6V	T _A = 25°C			100	~ ^
ЮН	nign-ievei output current		$V_{DD} = V_{OH} = 6 V$	T _A = Full Range			1000	nA
	Cupply ourront		V _{DD} = 2 V output unconnected			9	13	
I _{DD}	Supply current		V _{DD} = 5 V output unconnected		0.4	25	μΑ	
C _I	Input capacitance		$V_I = 0 V \text{ to } V_{DD}$			5		pF

TIMING REQUIREMENTS

at $R_L = 1 \text{ M}\Omega$, $C_L = 50 \text{ pF}$, $T_A = -40^{\circ}\text{C}$ to 85°C

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _w	Pulse width at V _{DD}	$V_{DD} = V_{IT-} + 0.2 \text{ V}, V_{DD} = V_{IT-} - 0.2 \text{ V}$	3		μs

 ⁽¹⁾ The lowest supply voltage at which RESET becomes active. t_r, V_{DD} ≥ 15 μs/V.
 (2) To ensure the best stability of the threshold voltage, a bypass capacitor (ceramic, 0.1 μF) should be placed near the supply terminals.

SGLS343A-MAY 2006-REVISED MAY 2006



www.ti.com 询"TPS3813K33-EP"供应商


SWITCHING CHARACTERISTICS


at R_L = 1 M Ω , C_L = 50 pF, T_A = -55 $^{\circ}$ C to 125 $^{\circ}$ C

	PARAMETE	R	TEST CONDITION	NS	MIN	TYP	MAX	UNIT
	Delay time		V > V = 0.0 V O = Figure 4	T _A = 25°C	20	25	30	
t _d	Delay time		$V_{DD} \ge V_{IT} + 0.2 \text{ V, See Figure 1}$ $T_A = \text{Full Range}$		15		40	ms
			WDT = 0 V			0.25		
t _{t(out}	t _{t(out} Watchdog time-out Upper limit	$WDT = V_{DD}$			2.5		S	
)			WDT = programmable (1)			See (2)		ms
			WDR = 0 V, WDT = 0 V			1:31.8		
			$WDR = 0 V, WDT = V_{DD}$			1:32		
	Motobdog window ratio		WDR = 0 V, WDT = programmable			1:25.8		
	Watchdog window ratio		$WDR = V_{DD}$, $WDT = 0 V$		1:124.9			
			$WDR = V_{DD}$, $WDT = V_{DD}$			1:127.7		
			WDR = V _{DD} , WDT = programmable			1:64.5		
t _{PHL}	Propagation (delay) time, high-to-low-level output	V _{DD} to RESET delay	V _{IL} = V _{IT} - 0.2 V, V _{IH} = V _{IT} + 0.2 V			30		μs

- (1) $155 \text{ pF} < C_{(ext)} < 63 \text{ nF}$ (2) $(C_{(ext)} \div 15.55 \text{ pF} + 1) \text{ x } 6.25 \text{ ms}$


TYPICAL CHARACTERISTICS







TYPICAL CHARACTERISTICS (continued)



NORMALIZED INPUT THRESHOLD VOLTAGE vs FREE-AIR TEMPERATURE AT VDD





Figure 7. Figure 8.

MINIMUM PULSE DURATION AT V_{DD}





22-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
2T13K33MDBVREPG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
TPS3813K33MDBVREP	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
V62/06627-01XE	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


OTHER QUALIFIED VERSIONS OF TPS3813K33-EP:

Catalog: TPS3813K33

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product


TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -


A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device		Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS3813K33MDBVREP	SOT-23	DBV	6	3000	180.0	9.0	3.15	3.2	1.4	4.0	8.0	Q3




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS3813K33MDBVREP	SOT-23	DBV	6	3000	182.0	182.0	20.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)




NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DBV (R-PDSO-G6)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Amplifiers amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/medical
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated