FAIRCHILD

SEMICONDUCTOR

MM74HC174 Hex D-Type Flip-Flops with Clear

General Description

The MM74HC174 edge triggered flip-flops utilize advanced silicon-gate CMOS technology to implement D-type flipflops. They possess high noise immunity, low power, and speeds comparable to low power Schottky TTL circuits. This device contains 6 master-slave flip-flops with a common clock and common clear. Data on the D input having the specified setup and hold times is transferred to the Q output on the LOW-to-HIGH transition of the CLOCK input. The CLEAR input when LOW, sets all outputs to a low state. Each output can drive 10 low power Schottky TTL equivalent loads. The MM74HC174 is functionally as well as pin compatible to the 74LS174. All inputs are protected from damage due to static discharge by diodes to $\rm V_{CC}$ and ground.

Features


- Typical propagation delay: 16 ns
- Wide operating voltage range: 2–6V
- Low input current: 1 μA maximum
- Low quiescent current: 80 μA (74HC Series)
- Output drive: 10 LSTTL loads

Ordering Code:

Order Number	Package Number	Package Description
MM74HC174M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
MM74HC174SJ	M16D	16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HC174MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HC174N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Devices also available i	n Tape and Reel. Specify	by appending the suffix letter "X" to the ordering code.

Connection Diagram

Pin Assignments for DIP, SOIC, SOP and TSSOP



Truth Table

	(Each Flip	o-Flop)	
	Inputs		Outputs
Clear	Clock	D	Q
L	Х	Х	L
н	\uparrow	н	н
н	\uparrow	L	L
н	L	х	Q ₀

H = HIGH Level (steady state)

L = LOW Level (steady state) X = Don't Care


↑ = Transition from LOW-to-HIGH level

 $Q_0 =$ The level of Q before the indicated steady state input conditions were established.

Revised February 1999

© 1999 Fairchild Semiconductor Corporation DS005318.prf

查询"MM74HC174SJ"供应商



(Note 2)

Absolute Maximum Ratings(Note 1)

Recommended Operating Conditions

()	
Supply Voltage (V _{CC})	-0.5 to +7.0V
DC Input Voltage (V _{IN})	-1.5 to V _{CC} +1.5V
DC Output Voltage (V _{OUT})	–0.5 to V _{CC} +0.5V
Clamp Diode Current (I _{IK} , I _{OK})	±20 mA
DC Output Current, per pin (I _{OUT})	±25 mA
DC V_{CC} or GND Current, per pin (I _{CC})	±50 mA
Storage Temperature Range (T _{STG})	-65°C to +150°C
Power Dissipation (P _D)	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (TL)	
(Soldering 10 seconds)	260°C

	Min	Max	Units
Supply Voltage (V _{CC})	2	6	V
DC Input or Output Voltage			
(V _{IN} , V _{OUT})	0	V_{CC}	V
Operating Temperature Range (T_A)	-40	+85	°C
Input Rise or Fall Times			
$(t_r, t_f) V_{CC} = 2.0 V$		1000	ns
$V_{CC} = 4.5V$		500	ns
$V_{CC} = 6.0V$		400	ns
Note 1: Absolute Maximum Ratings are those va	alues be	yond whi	ich dam-

MM74HC174

age to the device may occur. Note 2: Unless otherwise specified all voltages are referenced to ground.

Note 3: Power Dissipation temperature derating — plastic "N" package: – 12 mW/°C from 65°C to 85°C.


DC Electrical Characteristics (Note 4)


Symbol	Parameter	Conditions	v _{cc}	T _A =	25°C	$T_A = -40$ to $85^\circ C$	$T_A = -55$ to $125^{\circ}C$	Units
Symbol	Farameter	Conditions	*cc	Тур		Guaranteed L	imits	Units
VIH	Minimum HIGH Level		2.0V		1.5	1.5	1.5	V
	Input Voltage		4.5V		3.15	3.15	3.15	V
			6.0V		4.2	4.2	4.2	V
VIL	Maximum LOW Level		2.0V		0.5	0.5	0.5	V
	Input Voltage		4.5V		1.35	1.35	1.35	V
			6.0V		1.8	1.8	1.8	V
V _{OH}	Minimum HIGH Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	I _{OUT} ≤ 20 μA	2.0V	2.0	1.9	1.9	1.9	V
			4.5V	4.5	4.4	4.4	4.4	V
			6.0V	6.0	5.9	5.9	5.9	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		I _{OUT} ≤ 4.0 mA	4.5V	4.2	3.98	3.84	3.7	V
		I _{OUT} ≤ 5.2 mA	6.0V	5.7	5.48	5.34	5.2	V
V _{OL}	Maximum LOW Level	$V_{IN} = V_{IH} \text{ or } V_{IL}$						
	Output Voltage	I _{OUT} ≤ 20 μA	2.0V	0	0.1	0.1	0.1	V
			4.5V	0	0.1	0.1	0.1	V
			6.0V	0	0.1	0.1	0.1	V
		$V_{IN} = V_{IH} \text{ or } V_{IL}$						
		I _{OUT} ≤ 4.0 mA	4.5V	0.2	0.26	0.33	0.4	V
		I _{OUT} ≤ 5.2 mA	6.0V	0.2	0.26	0.33	0.4	V
I _{IN}	Maximum Input	$V_{IN} = V_{CC}$ or GND	6.0V		±0.1	±1.0	±1.0	μA
	Current							
Icc	Maximum Quiescent	$V_{IN} = V_{CC}$ or GND	6.0V		8.0	80	160	μA
	Supply Current	$I_{OUT} = 0 \ \mu A$						


Note 4: For a power supply of 5V \pm 10% the worst case output voltages (V_{OH}, and V_{OL}) occur for HC at 4.5V. Thus the 4.5V values should be used when designing with this supply. Worst case V_{IH} and V_{IL} occur at V_{CC} = 5.5V and 4.5V respectively. (The V_{IH} value at 5.5V is 3.85V.) The worst case leakage current (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage and so the 6.0V values should be used.

fmax Maximum Operating Frequency tpHL, tpLH Maximum Propagation Delay, Clock or Clear to Output tREM Minimum Removal Time, Clear to Clock ts Minimum Setup Time Data to Clock to Data tH Minimum Pulse Width Clock to Data tW Minimum Pulse Width Clock or Clear tW Minimum Pulse Width Clock or Clear Symbol Parameter CL = 50 pF, tr = tr = 6 ns (unless otherwise specified) Symbol Parameter fMAX Maximum Operating Frequency tPHL. tpLH Maximum Propagation Delay Clock or Clear to Output tREM Minimum Removal Time Clear to Clock ts Minimum Removal Time Clear to Clock ts Minimum Pulse Vidth Clock or Clear tw Minimum Removal Time Clear to Clock tw Minimum Pulse Width Clock or Clear	Vcc 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V 4.5V	T _A = Typ 55 18 16 1	25°C		Limit 30 30 5 20 5 16 85°C T _A = -55 to sed Limits 3 18 20 20 5 16 20 20 5 16 20 20 20 20 20 20 20 20 20 20	3
tpHL, tpLH Maximum Propagation Delay, Clock or Clear to Output trREM Minimum Removal Time, Clear to Clock ts Minimum Setup Time Data to Clock tH Minimum Hold Time Clock to Data tW Minimum Pulse Width Clock or Clear CL = 50 pF, t ₇ = t ₇ = 6 ns (unless otherwise specified) Symbol Parameter Conditions fMAX Maximum Operating Frequency tPHL, tpLH Maximum Propagation Delay Clock or Clear to Output tREM Minimum Removal Time Clear to Clock ts Minimum Setup Time Data to Clock ts Minimum Nold Time Clear to Clock ty Minimum Pulse Width Clock or Clear tw Minimum Pulse Width Clock to Data tw Minimum Pulse Width Clock or Clear trLH, tTrHL Maximum Output Rise and Fall Time	2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	Typ 55 18 16	5 27 31 165 33 28	$ \begin{array}{c c} -2 \\ \hline 10 \\ \hline 0 \\ \hline 10 \\ \hline T_A = -40 \text{ to } 8 \\ \hline Guarante \\ 4 \\ 21 \\ 24 \\ 206 \\ 41 \\ \hline \end{array} $	5 20 5 16 85°C T _A = -55 to seed Limits 3 18 20 248 49	r r r 0 0 125°C
tREM Minimum Removal Time, Clear to Clock ts Minimum Setup Time Data to Clock tH Minimum Pold Time Clock to Data tw Minimum Pulse Width Clock or Clear ACE Electrical Characteristics CL = 50 pF, t _r = t _f = 6 ns (unless otherwise specified) Symbol Parameter Conditions fMAX Maximum Operating Frequency Frequency tPHL: tpLH Maximum Propagation Delay Clock or Clear to Output tREM Minimum Removal Time Clear to Clock ts Minimum Setup Time Data to Clock tH Minimum Hold Time Clock to Data tw Minimum Pulse Width Clock or Clear tH Minimum Pulse Width Clock or Clear tH Minimum Pulse Width Clock or Clear tW Minimum Pulse Width Clock or Clear	2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	Typ 55 18 16	5 27 31 165 33 28	10 0 10 T _A = -40 to 8 Guarante 4 21 24 206 41	20 5 16 85°C T _A = -55 to sed Limits 3 18 20 248 49	r r 0 125°C
ts Minimum Setup Time Data to Clock tH Minimum Hold Time Clock to Data tw Minimum Pulse Width Clock or Clear AC Electrical Characteristics CL = 50 pF, tr = tr = 6 ns (unless otherwise specified) Symbol Parameter fMAX Maximum Operating Frequency tPHL. tpLH Maximum Propagation Delay Clock or Clear to Output tREM Minimum Removal Time Clear to Clock ts Minimum Setup Time Data to Clock tH Minimum Pulse Width Clock to Data tW Minimum Pulse Width Clock or Clear tH Minimum Pulse Width Clock or Clear tH Maximum Output Rise and Fall Time	2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	Typ 55 18 16	5 27 31 165 33 28	0 10 T _A = -40 to 8 Guarante 4 21 24 206 41	5 16 85°C T _A = -55 to sed Limits 3 18 20 248 49	r r 0 125°C
tH Minimum Hold Time Clock to Data tW Minimum Pulse Width Clock or Clear AC Electrical Characteristics Cock to Data AC Electrical Characteristics Cock to Clear AC Electrical Characteristics Cock to Clear Symbol Parameter Conditions fMAX Maximum Operating Frequency Frequency tPHL, tpLH Maximum Propagation Delay Clock or Clear to Output Image: Clear to Clock tREM Minimum Removal Time Clear to Clock Image: Clear to Clock ts Minimum Setup Time Data to Clock Image: Clock to Data tW Minimum Pulse Width Clock or Clear Image: Clock or Clear tW Minimum Pulse Width Clock or Clear Image: Clock or Clear tTLH, tTHL Maximum Output Rise and Fall Time Image: Clock or Clear	2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	Typ 55 18 16	5 27 31 165 33 28	10 T_A = -40 to 8 Guarante 4 21 24 206 41	16 85°C T _A = -55 to seed Limits 3 18 20 248 49	r o 125°C
Minimum Pulse Width Clock or Clear AC Electrical Characteristics CL = 50 pF, tr = tr = 6 ns (unless otherwise specified) Symbol Parameter Conditions fMAX Maximum Operating Frequency Conditions tPHL ¹ tpLH Maximum Propagation Delay Clock or Clear to Output Image: Clear to Clock tREM Minimum Removal Time Clear to Clock Image: Clear to Clock ts Minimum Setup Time Data to Clock Image: Clear to Clock tw Minimum Pulse Width Clock to Data Image: Clear to Clear tw Minimum Output Rise and Fall Time Image: Clear to Clear	2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	Typ 55 18 16	5 27 31 165 33 28	T _A = -40 to 8 Guarante 4 21 24 206 41	85°C T _A = -55 to sed Limits 3 18 20 248 49	o 125°C
AC Electrical Characteristics CL = 50 pF, tr = tr = 6 ns (unless otherwise specified) Symbol Parameter Conditions f _{MAX} Maximum Operating Frequency Frequency tPHL· tpLH Maximum Propagation Delay Clock or Clear to Output Frequency tREM Minimum Removal Time Clear to Clock Frequency ts Minimum Setup Time Data to Clock Frequency trLH, trHL Minimum Pulse Width Clock or Clear Clock or Clear trLH, trHL Maximum Output Rise and Fall Time Frequency	2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	Typ 55 18 16	5 27 31 165 33 28	Guarante 4 21 24 206 41	3 18 20 248 49	3
Symbol Parameter Conditions f _{MAX} Maximum Operating Frequency Image: Condition of the symbol Image: Condition of the symbol t _{PHL} , t _{PLH} Maximum Propagation Delay Clock or Clear to Output Image: Condition of the symbol Image: Condition of the symbol t _{REM} Minimum Removal Time Clear to Clock Image: Condition of the symbol Image: Condition of the symbol t _S Minimum Setup Time Data to Clock Image: Condition of the symbol Image: Condition of the symbol t _H Minimum Hold Time Clock to Data Image: Condition of the symbol Image: Condition of the symbol t _W Minimum Pulse Width Clock or Clear Image: Condition of the symbol Image: Condition of the symbol t _{TLH} , t _{THL} Maximum Output Rise and Fall Time Image: Condition of the symbol Image: Condition of the symbol	2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	Typ 55 18 16	5 27 31 165 33 28	Guarante 4 21 24 206 41	3 18 20 248 49	3
Image: figure state Maximum Operating Frequency Image: figure state Maximum Propagation Delay Clock or Clear to Output Image: figure state Minimum Removal Time Clear to Clock Image: figure state Minimum Removal Time Clear to Clock Image: figure state Minimum Setup Time Data to Clock Image: figure state Minimum Hold Time Clock to Data Image: figure state Minimum Pulse Width Clock or Clear Image: figure state Maximum Output Rise and Fall Time	2.0V 4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	55 18 16	27 31 165 33 28	4 21 24 206 41	3 18 20 248 49	3
Image: Second	4.5V 6.0V 2.0V 4.5V 6.0V 2.0V	18 16	27 31 165 33 28	21 24 206 41	18 20 248 49	3
tPHL, tPLH Maximum Propagation Delay Clock or Clear to Output tREM Minimum Removal Time Clear to Clock ts Minimum Setup Time Data to Clock tH Minimum Hold Time Clock to Data tw Minimum Pulse Width Clock or Clear tTLH, tTHL Maximum Output Rise and Fall Time	6.0V 2.0V 4.5V 6.0V 2.0V	18 16	31 165 33 28	24 206 41	20 248 49	3
Image: Second	4.5V 6.0V 2.0V	18 16	33 28	41	49	
tREM Minimum Removal Time Clear to Clock ts Minimum Setup Time Data to Clock t _H Minimum Hold Time Clock to Data t _W Minimum Pulse Width Clock or Clear t _{TLH} , t _{THL} Maximum Output Rise and Fall Time	6.0V 2.0V	16	28			
Clear to Clock ts Minimum Setup Time Data to Clock t _H Minimum Hold Time Clock to Data t _W Minimum Pulse Width Clock or Clear t _{TLH} , t _{THL} Maximum Output Rise and Fall Time	2.0V					
ts Minimum Setup Time Data to Clock t _H Minimum Hold Time Clock to Data t _W Minimum Pulse Width Clock or Clear t _{TLH} , t _{THL} Maximum Output Rise and Fall Time	4.5 V	1	5 5	5 5	5	
Data to Clock t _H Minimum Hold Time Clock to Data t _W Minimum Pulse Width Clock or Clear t _{TLH} , t _{THL} Maximum Output Rise and Fall Time	6.0V	1	5	5	5	
t _H Minimum Hold Time Clock to Data t _W Minimum Pulse Width Clock or Clear t _{TLH} , t _{THL} Maximum Output Rise and Fall Time	2.0V	42	100	125	150	
Clock to Data t _W Minimum Pulse Width Clock or Clear t _{TLH} , t _{THL} Maximum Output Rise and Fall Time	4.5V 6.0V	12 10	20 17	25 21	30 25	
t _W Minimum Pulse Width Clock or Clear t _{TLH} , t _{THL} Maximum Output Rise and Fall Time	2.0V	1	5	5	5	
Clock or Clear t _{TLH} , t _{THL} Maximum Output Rise and Fall Time	4.5V	1	5	5	5	
Clock or Clear t _{TLH} , t _{THL} Maximum Output Rise and Fall Time	6.0V 2.0V	1 35	5 80	5 106	5	
t _{TLH} , t _{THL} Maximum Output Rise and Fall Time	2.0V 4.5V	35 10	80 16	20	120	
and Fall Time	4.5V 6.0V	8	14	18	24	
and Fall Time	2.0V	30	75	95	110	
	4.5V 6.0V	8 7	15 13	19 16	22 19	
t _r , t _f Maximum Input Rise and	2.0V	 	1000	1000	1000	0
Fall Time	4.5V 6.0V	l	500 400	500 400	500 400	
C _{PD} Power Dissipation (per package) Capacitance (Note 5)		136				
C _{IN} Maximum Input		5	10	10	10	

Note 5: C_{PD} determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} f + I_{CC}$.







Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.