

**3.3V 16-bit bus transceiver (3-State)**

查询“74LVT16646ADL-T”供应商

**74LVT16646A****FEATURES**


- 16-bit universal bus interface
- 3-State buffers
- Output capability: +64mA/-32mA
- TTL input and output switching levels
- Input and output interface capability to systems at 5V supply
- Bus-hold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- No bus current loading when output is tied to 5V bus
- Power-up reset
- Power-up 3-State
- Latch-up protection exceeds 500mA per JEDEC Std 17
- ESD protection exceeds 2000V per MIL STD 883 Method 3015 and 200V per Machine Model

**QUICK REFERENCE DATA**

SYMBOL	PARAMETER	CONDITIONS $T_{amb} = 25^\circ\text{C}$	TYPICAL	UNIT
$t_{PLH}$ $t_{PHL}$	Propagation delay nAx to nBx or nBx to nAx	$C_L = 50\text{pF};$ $V_{CC} = 3.3\text{V}$	1.9	ns
$C_{IN}$	Input capacitance	$V_I = 0\text{V or } 3.0\text{V}$	3	pF
$C_{I/O}$	I/O pin capacitance	Outputs disabled; $V_{I/O} = 0\text{V or } 3.0\text{V}$	9	pF
$I_{CCZ}$	Total supply current	Outputs disabled; $V_{CC} = 3.6\text{V}$	70	$\mu\text{A}$

**ORDERING INFORMATION**

PACKAGES	TEMPERATURE RANGE	OUTSIDE NORTH AMERICA	NORTH AMERICA	DWG NUMBER
56-Pin Plastic SSOP Type III	-40°C to +85°C	74LVT16646A DL	VT16646A DL	SOT371-1
56-Pin Plastic TSSOP Type II	-40°C to +85°C	74LVT16646A DGG	VT16646A DGG	SOT364-1



**LOGIC SYMBOL (IEEE/IEC)**

SW00157

# 3.3V 16-bit bus transceiver (3-State)

[查询 74LVT16646ADL-T 供应商](#)

74LVT16646A

**PIN CONFIGURATION****LOGIC SYMBOL****PIN DESCRIPTION**


PIN NUMBER	SYMBOL	NAME AND FUNCTION
2, 55, 27, 30	1CPAB, 1CPBA, 2CPAB, 2CPBA	Clock input A to B / Clock input B to A
3, 54, 26, 31	1SAB, 1SBA, 2SAB, 2SBA	Select input A to B / Select input B to A
1, 28	1DIR, 2DIR	Direction control inputs
5, 6, 8, 9, 10, 12, 13, 14 15, 16, 17, 19, 20, 21, 23, 24	1A0 - 1A7, 2A0 - 2A7	Data inputs/outputs (A side)
52, 51, 49, 48, 47, 45, 44, 43 42, 41, 40, 38, 37, 36, 34, 33	1B0 - 1B7, 2B0 - 2B7	Data inputs/outputs (B side)
56, 29	1OE, 2OE	Output enable inputs
4, 11, 18, 25, 32, 39, 46, 53	GND	Ground (0V)
7, 22, 35, 50	V <sub>CC</sub>	Positive supply voltage

# 3.3V 16-bit bus transceiver (3-State)

[查询 74LVT16646ADL-T 供应商](#)

74LVT16646A

The following examples demonstrate the four fundamental bus-management functions that can be performed with the 74LVT16646A.




SH00028

# 3.3V 16-bit bus transceiver (3-State)

[查询74LVT16646ADL-T供应商](#)

74LVT16646A

**LOGIC DIAGRAM****FUNCTION TABLE**

INPUTS						DATA I/O		OPERATING MODE
nOE	nDIR	nCPAB	nCPBA	nSAB	nSBA	nAx	nBx	
X	X	↑	X	X	X	Input	Unspecified output*	Store A, B unspecified
X	X	X	↑	X	X	Unspecified output*	Input	Store B, A unspecified
H H	X	↑ H or L	↑ H or L	X	X	Input	Input	Store A and B data Isolation, hold storage
L L	L	X	X H or L	X	L H	Output	Input	Real time B data to A bus Stored B data to A bus
L L	H	X H or L	X	L H	X	Input	Output	Real time A data to B bus Stored A data to B bus

H = High voltage level

L = Low voltage level

X = Don't care

↑ = Low-to-High clock transition

\* The data output function may be enabled or disabled by various signals at the nOE input. Data input functions are always enabled, i.e., data at the bus pins will be stored on every Low-to-High transition of the clock.

# 3.3V 16-bit bus transceiver (3-State)

[查询74LVT16646ADL-T供应商](#)

74LVT16646A

## ABSOLUTE MAXIMUM RATINGS<sup>1, 2</sup>

SYMBOL	PARAMETER	CONDITIONS	RATING	UNIT
$V_{CC}$	DC supply voltage		-0.5 to +4.6	V
$I_{IK}$	DC input diode current	$V_I < 0$	-50	mA
$V_I$	DC input voltage <sup>3</sup>		-0.5 to +7.0	V
$I_{OK}$	DC output diode current	$V_O < 0$	-50	mA
$V_{OUT}$	DC output voltage <sup>3</sup>	Output in Off or High state	-0.5 to +7.0	V
$I_{OUT}$	DC output current	Output in Low state	128	mA
		Output in High state	-64	
$T_{stg}$	Storage temperature range		-65 to +150	°C

### NOTES:

- Stresses beyond those listed may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- The performance capability of a high-performance integrated circuit in conjunction with its thermal environment can create junction temperatures which are detrimental to reliability. The maximum junction temperature of this integrated circuit should not exceed 150°C.
- The Input and output negative voltage ratings may be exceeded if the input and output clamp current ratings are observed.

## RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	LIMITS		UNIT
		MIN	MAX	
$V_{CC}$	DC supply voltage	2.7	3.6	V
$V_I$	Input voltage	0	5.5	V
$V_{IH}$	High-level input voltage	2.0		V
$V_{IL}$	Input voltage		0.8	V
$I_{OH}$	High-level output current		-32	mA
$I_{OL}$	Low-level output current		32	mA
	Low-level output current; current duty cycle $\leq 50\%$ ; $f \geq 1\text{kHz}$		64	
$\Delta t/\Delta v$	Input transition rise or fall rate; Outputs enabled		10	ns/V
$T_{amb}$	Operating free-air temperature range	-40	+85	°C

# 3.3V 16-bit bus transceiver (3-State)

[查询74LVT16646ADL-T供应商](#)

74LVT16646A

## DC ELECTRICAL CHARACTERISTICS

SYMBOL	PARAMETER	TEST CONDITIONS	LIMITS			UNIT	
			Temp = -40°C to +85°C				
			MIN	TYP <sup>1</sup>	MAX		
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = 2.7V; I <sub>IK</sub> = -18mA		-0.85	-1.2	V	
V <sub>OH</sub>	High-level output voltage	V <sub>CC</sub> = 2.7 to 3.6V; I <sub>OH</sub> = -100µA	V <sub>CC</sub> -0.2	V <sub>CC</sub>		V	
		V <sub>CC</sub> = 2.7V; I <sub>OH</sub> = -8mA	2.4	2.5			
		V <sub>CC</sub> = 3.0V; I <sub>OH</sub> = -32mA	2.0	2.3			
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 100µA		.07	0.2	V	
		V <sub>CC</sub> = 2.7V; I <sub>OL</sub> = 24mA		.03	0.5		
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 16mA		0.25	0.4		
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 32mA		0.3	0.5		
		V <sub>CC</sub> = 3.0V; I <sub>OL</sub> = 64mA		0.4	0.55		
V <sub>RST</sub>	Power-up output low voltage <sup>5</sup>	V <sub>CC</sub> = 3.6V; I <sub>O</sub> = 1mA; V <sub>I</sub> = GND or V <sub>CC</sub>			0.55	V	
I <sub>I</sub>	Input leakage current	V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub> or GND	Control pins	0.1	±1	µA	
		V <sub>CC</sub> = 0 or 3.6V; V <sub>I</sub> = 5.5V		0.1	10		
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 5.5V	I/O Data pins <sup>4</sup>	0.1	20		
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = V <sub>CC</sub>		0.5	10		
		V <sub>CC</sub> = 3.6V; V <sub>I</sub> = 0		0.1	-5		
I <sub>OFF</sub>	Output off current	V <sub>CC</sub> = 0V; V <sub>I</sub> or V <sub>O</sub> = 0 to 4.5V		0.1	±100	µA	
I <sub>HOLD</sub>	Bus Hold current A or B outputs <sup>7</sup>	V <sub>CC</sub> = 3V; V <sub>I</sub> = 0.8V	75	130		µA	
		V <sub>CC</sub> = 3V; V <sub>I</sub> = 2.0V	-75	-140			
		V <sub>CC</sub> = 0V to 3.6V; V <sub>CC</sub> = 3.6V	±500				
I <sub>EX</sub>	Current into an output in the High state when V <sub>O</sub> > V <sub>CC</sub>	V <sub>O</sub> = 5.5V; V <sub>CC</sub> = 3.0V		50	125	µA	
I <sub>PU/PD</sub>	Power up/down 3-State output current <sup>3</sup>	V <sub>CC</sub> ≤ 1.2V; V <sub>O</sub> = 0.5V to V <sub>CC</sub> ; V <sub>I</sub> = GND or V <sub>CC</sub> ; OE/ÖE = Don't care		35	±100	µA	
I <sub>CCH</sub>	Quiescent supply current	V <sub>CC</sub> = 3.6V; Outputs High, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		0.07	0.12	mA	
I <sub>CCL</sub>		V <sub>CC</sub> = 3.6V; Outputs Low, V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0		4.9	6		
I <sub>CCZ</sub>		V <sub>CC</sub> = 3.6V; Outputs Disabled; V <sub>I</sub> = GND or V <sub>CC</sub> , I <sub>O</sub> = 0 <sup>6</sup>		0.07	0.12		
ΔI <sub>CC</sub>	Additional supply current per input pin <sup>2</sup>	V <sub>CC</sub> = 3V to 3.6V; One input at V <sub>CC</sub> -0.6V, Other inputs at V <sub>CC</sub> or GND		0.1	0.2	mA	

### NOTES:

- All typical values are at V<sub>CC</sub> = 3.3V and T<sub>amb</sub> = 25°C.
- This is the increase in supply current for each input at the specified voltage level other than V<sub>CC</sub> or GND.
- This parameter is valid for any V<sub>CC</sub> between 0V and 1.2V with a transition time of up to 10msec. From V<sub>CC</sub> = 1.2V to V<sub>CC</sub> = 3.3V ± 0.3V a. transition time of 100µsec is permitted. This parameter is valid for T<sub>amb</sub> = 25°C only.
- Unused pins at V<sub>CC</sub> or GND.
- For valid test results, data must not be loaded into the flip-flops (or latches) after applying power.
- I<sub>CCZ</sub> is measured with outputs pulled to V<sub>CC</sub> or GND.
- This is the bus hold overdrive current required to force the input to the opposite logic state.

# 3.3V 16-bit bus transceiver (3-State)

[查询74LVT16646ADL-T供应商](#)


74LVT16646A

**AC CHARACTERISTICS**GND = 0V;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ;  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .


SYMBOL	PARAMETER	WAVEFORM	LIMITS				UNIT	
			$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$	MAX		
			MIN	TYP <sup>1</sup>	MAX			
$f_{MAX}$	Maximum clock frequency	1	150				MHz	
$t_{PLH}$ $t_{PHL}$	Propagation delay nAx to nBx or nBx to nAx	2 3	0.5 0.5	1.9 1.9	3.7 3.7	4.3 4.4	ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay nCPAB to nBx or nCPBA to nAx	1	1.5 1.5	2.7 2.4	4.5 4.5	5.3 5.2	ns	
$t_{PLH}$ $t_{PHL}$	Propagation delay nSAB to nBx or nSBA to nAx	2	1.0 1.0	2.5 2.8	4.9 4.9	5.7 5.7	ns	
$t_{PZH}$ $t_{PZL}$	Output enable time to High and Low level	5 6	1.0 1.0	2.7 2.5	4.3 4.4	5.1 5.2	ns	
$t_{PHZ}$ $t_{PLZ}$	Output disable time from High and Low Level	5 6	1.5 1.5	3.2 2.9	5.2 4.6	5.5 4.7	ns	
$t_{PZH}$ $t_{PZL}$	Output Enable time nDIR to nAx or nBx	5 6	1.0 1.0	2.9 2.8	4.5 4.6	5.3 5.3	ns	
$t_{PHZ}$ $t_{PLZ}$	Output Disable time nDIR to nAx or nBx	5 6	1.0 1.0	3.1 2.9	5.7 5.2	6.6 5.7	ns	

**NOTE:**1. All typical values are at  $V_{CC} = 3.3V$  and  $T_{amb} = 25^\circ\text{C}$ .**AC SETUP REQUIREMENTS**GND = 0V;  $t_R = t_F = 2.5\text{ns}$ ;  $C_L = 50\text{pF}$ ;  $R_L = 500\Omega$ ;  $T_{amb} = -40^\circ\text{C}$  to  $+85^\circ\text{C}$ .

SYMBOL	PARAMETER	WAVEFORM	$V_{CC} = 3.3V \pm 0.3V$		$V_{CC} = 2.7V$	UNIT
			MIN		TYP	
			MIN	MIN	MIN	
$t_{s(H)}$ $t_{s(L)}$	Setup time, High or Low nAx to nCPAB or nBx to nCPBA	4	1.0 1.9	0.6 0.4	1.1 2.4	ns
$t_{h(H)}$ $t_{h(L)}$	Hold time, High or Low nAx to nCPAB or nBx to nCPBA	4	1.0 1.0	0.4 0.5	1.0 1.0	ns
$t_{w(H)}$ $t_{w(L)}$	Pulse width, High or Low nCPAB or nCPBA	1	2.6 2.8	2.2 2.4	2.6 2.8	ns

**AC WAVEFORMS** $V_M = 1.5V$ ,  $V_{IN} = \text{GND to } 2.7V$ 

Waveform 1. Propagation Delay, Clock Input to Output, Clock Pulse Width, and Maximum Clock Frequency




Waveform 2. Propagation Delay, nSAB to nBx or nSBA to nAx, nAx to nBx or nBx to nAx


## 3.3V 16-bit bus transceiver (3-State)

[查询 74LVT16646ADL-T 供应商](#)


74LVT16646A




Waveform 3. Propagation Delay, nSBA to nAx or nSAB to nBx



Waveform 5. 3-State Output Enable Time to High Level and Output Disable Time from High Level




Waveform 4. Data Setup and Hold Times



Waveform 6. 3-State Output Enable Time to Low Level and Output Disable Time from Low Level

## TEST CIRCUIT AND WAVEFORMS




# 3.3V ABT 16-bit bus transceiver (3-State)

[查询 74LVT16646ADL-T 供应商](#)

74LVT16646A

SSOP56: plastic shrink small outline package; 56 leads; body width 7.5 mm

SOT371-1

**DIMENSIONS (mm are the original dimensions)**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(1)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	Z <sup>(1)</sup>	θ
mm	2.8	0.4	2.35	0.25	0.3	0.22	18.55	7.6	0.635	10.4	1.4	1.0	1.2	0.25	0.18	0.1	0.85	8°
		0.2	2.20		0.2	0.13	18.30	7.4		10.1	0.6	1.0	1.0				0.40	0°

**Note**

- Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT371-1		MO-118AB				93-11-02-95-02-04


# 3.3V ABT 16-bit bus transceiver (3-State)

[查询74LVT16646ADL-T供应商](#)

74LVT16646A

TSSOP56: plastic thin shrink small outline package; 56 leads; body width 6.1mm

SOT364-1

**DIMENSIONS (mm are the original dimensions).**

UNIT	A max.	A <sub>1</sub>	A <sub>2</sub>	A <sub>3</sub>	b <sub>p</sub>	c	D <sup>(1)</sup>	E <sup>(2)</sup>	e	H <sub>E</sub>	L	L <sub>p</sub>	Q	v	w	y	z	θ
mm	1.2 0.05	0.15 0.85	1.05	0.25	0.28 0.17	0.2 0.1	14.1 13.9	6.2 6.0	0.5	8.3 7.9	1.0	0.8 0.4	0.50 0.35	0.25 0.08	0.08	0.1	0.5 0.1	8° 0°

**Notes**

- Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE VERSION	REFERENCES				EUROPEAN PROJECTION	ISSUE DATE
	IEC	JEDEC	EIAJ			
SOT364-1		MO-153EE				-93-02-09 95-02-10