March 2006

BRUSHLESS DC MOTOR CONTROLLER

LSI Computer Systems, Inc. 1235 Walt Whitman Road, Melville, NY 11747 (631) 271-0400 FAX (631) 271-0405

FEATURES

- Open loop motor control
- Tachometer output for closed loop motor control
- · Error Amplifier and PWM Speed Comparator with full accessibility

<mark>] '_______</mark>] _____

- High noise immunity Schmitt Triggers on Sensor inputs
- 6V Reference Supply for external sensors
- Cycle-by-cycle current sensing
- Static, or current limited dynamic, motor braking
- · Output enable delay on speed direction reversal
- Enable input with fault sensing capability
- Fault Indicator output
- 60°/300° or 120°/240° electrical sensor spacing selection
- · Selectable PWM of top and bottom drivers or bottom drivers only
- · CMOS compatible motor outputs with drive capability
- Selectable top driver polarity
- Low power dissipation
- +10V to +18V Power Supply (VDD Vss)
- LS7560N, LS7561N (DIP); LS7560N-SD, LS7561N-SD (Skinny DIP); LS7560N-S, LS7561N-S (SOIC); LS7560N-TS, LS7561N-TS (TSSOP)
 See Figure 1 -
- See Figure 1 -
- Note: LS7560N/LS7561N are backward compatible with LS7560/LS7561

GENERAL DESCRIPTION

The LS7560N/LS7561N are designed to control three or four phase brushless DC motors in a closed or open loop configuration. The IC consists of a decoder which provides proper commutation sequencing, a frequency-to-pulse width converter and error amplifier for closed loop motor speed control, a PWM comparator and sawtooth oscillator for external driver power control and a 6V reference generator for supplying power to motor sensors. Also included is Fault detection and indication, overcurrent sensing, dynamic motor braking, forward/ reverse input, sensor spacing selections and an enable input control. The overcurrent sense condition will disable all output drivers when using the LS7560N and only the bottom drivers when using the LS7561N.

The IC operates from 10V to 18V and provides CMOS compatible outputs for interfacing with external power devices. Operating below 10V will activate a Fault Indication Output and disable all Output Drivers.

INPUT/OUTPUT DESCRIPTION: (See Figure 2)

SEQUENCE SELECT Input (Pin 1)

A High on this input selects 60°/300° and a Low selects 120°/ 240° electrical sensor separation. Use of a 300° or 240° motor will cause opposite direction rotation as compared to a 60° or 120° motor.

F/R Input (Pin 27)

A High on this input selects Forward direction and a Low selects Reverse direction. The motor drive outputs are disabled for 2 clock cycles at the onset of a direction change.

S1, S2, S3 Inputs (Pins 24, 25, 26)

Hall Sensor inputs which are decoded to determine the Motor Commutation Sequence. An invalid input code disables all motor outputs. Inputs have Schmitt Trigger buffers for noise immunity.

BRAKE Input (Pin 23)


With the Brake Select input Low, a High on the Brake input forces the Top Drivers to an Off condition and the Bottom Drivers to a PWM On condition. If the Motor is under Closed Loop control, the Loop must be opened and the error amplifier output connected to the Error Amp (-) input. By controlling the voltage at the Error Amp (+) input, the PWM duty cycle is controlled during braking (see Figure 8). This manner of braking prevents the Bottom Motor Drivers from drawing excessive current, a condition which can occur during normal braking, when the Bottom Drivers are turned ON unconditionally. With the Brake Select input High, a High on the Brake input unconditionally causes the Top Drivers to turn Off and the Bottom Drivers to turn On. The Brake function has priority over all other functions.

BRAKE SELECT Input (Pin 22)

A Low on this input selects PWM control of braking and a High selects unconditional braking.

ENABLE Input (Pin 2)

When the Enable input is above VR/2, all Output Drivers are enabled and when it is below VR/2.2, all Output Drivers are disabled. This input has a nominal hysteresis of 0.05VR, where VR is the internally generated Reference Voltage available on Pin 19. Because the Enable input is level sensitive, it can easily be used to control operation of the IC based on an Analog Fault Condition.



LS7560N

LS7561N

OSCILLATOR (Pin 9)

An external RC-network is connected to this input to set the frequency of the Sawtooth Schmitt Trigger Oscillator. The Sawtooth is applied to the PWM Comparator along with the output of the Error Amplifier. The output of the PWM Comparator is a Pulse Width Modulated Signal which is used to vary the effective drive to the motor and, hence, the motor speed.

OVERCURRENT SENSE (Pins 10, 11)

The input to Pin 10 comes from the high side of a fractional ohm current sensing resistor. The voltage at this input is compared to an internal 100mV Reference. When the voltage exceeds the 100mV Reference, an Overcurrent Condition exists and the Output Drivers are switched Off until the end of the sawtooth oscillator ramp-up. When the sawtooth switches low, the Overcurrent Condition is sampled, and if it no longer exists, the Output Drivers are switched On again. Otherwise, the Output Drivers remain Off until the end of the next sawtooth. The input to Pin 11 comes from the low side (Gnd) of the current sensing resistor and connects to the low side of the internal 100mV Reference.

PWM CONTROL Input (Pin 21)

A High on this input causes only the Bottom Drivers to be Pulse Width Modulated. A Low on this input causes both Top and Bottom Drivers to have PWM.

TACHOMETER Output (Pin 5)

The output of the Frequency To Pulse Width Converter is tied to this pin. The Converter uses the three Sensor Inputs and external RC Network to generate a variable frequency output with a fixed positive pulse width.

RC Input (Pin 4)

The external RC network connected to this input programs the positive pulse width of the Frequency to Pulse Width Converter.

Vss (Pin 18) Supply Voltage negative terminal.

ERROR AMPLIFIER Inputs (Pins 6, 7) Output (Pin 8)

For closed loop control, the Tachometer Output is applied through a resistor to the negative input of the Error Amplifier on Pin 7. A speed control potentiometer is connected to the positive input of the Error Amplifier on Pin 6. A parallel RC Network is connected between the Output of the Error Amplifier on Pin 8 and Pin 7. The Amplifier, configured this way, enables the variable pulse width to be converted to a DC voltage which is used to control the motor speed. The potentiometer is used to set the desired motor speed. For open loop control, configure the Error Amplifier as a voltage follower by connecting Pin 7 directly to Pin 8 and do not connect the Tachometer Output signal to the Error Amplifier.

TOP DRIVER POLARITY SELECT Input (Pin 20)

A High on this input selects a High Polarity to enable the Top Output Motor Drivers and a Low selects a Low Polarity to enable the Top Output Motor Drivers.

OUTPUT DRIVERS (Pins 12, 13, 14, 15, 16, 17)

Each Driver Output provides a CMOS compatible signal for driving Buffers/Power Transistors. The Outputs are capable of sinking/sourcing 25mA with a 1.5V drop across the IC, at VDD = 12V.

FAULT INDICATOR Output (Pin 3)

Open drain output to provide sinking current for driving an external device, such as a LED, through an emitter follower (see Figure 3) to indicate a malfunction condition. The output occurs under any of the following conditions:

- 1) Overcurrent Sense condition
- 2) Enable Input below VR / 2.2
- 3) Invalid Sensor code
- 4) Chip power supply less than 9V
- 5) VR Output less than 4.1V

VR Output (Pin 19)

6V Reference Voltage Output that can supply 20mA of current at VDD = 12V for powering input Sensors.

VDD (Pin 28) Supply Voltage positive terminal.

MAXIMUM RATINGS (Voltages referenced to Vss)							
	SYMBOL	VALUE	UNIT				
Power Supply Voltage	Vdd	20	V				
Voltage at any input	Vin	Vss - 0.5 to Vr	V				
Operating Temperature	TA	-25 to +85	°C				
Storage Temperature	TSTG	-65 to +150	°C				
Output Drive Sink/Source Current	lo	75	mA				
VR Output Source Current	IR	30	mA				


ELECTRICAL CHARACTERISTICS


VDD = 12V, RT = 47k, $CT = 0.001\mu$ F, Rs = 10k, $Cs = 0.01\mu$ F, RF = 5.6k (See Figure 3) $TA = 25^{\circ}$ C, unless otherwise specified

PARAMETER	SYMBOL	MIN	TYP	MAX	UNIT
Reference Voltage	VR	5.7	6.0	6.35	V
Line Regulation	Vr	-	100	200	mV
VDD = 10V to 18V, IREF = 1.0mA					
Temperature Stability					
$TA = 0^{\circ}C$ to $70^{\circ}C$	Vr	-	+/- 1.0	-	%
$TA = 0^{\circ}C$ to $85^{\circ}C$	VR	-	+/- 1.3	-	%
Error Amplifier:					
Input Offset Voltage	Vio	-	5	15	mV
Input Current	lin	-	0	10	nA
Input Common Mode Voltage Range	VICR	(0 to VR)			V
Open Loop Voltage Gain (RL = 15k)	Avol	70	80	-	dB
Common Mode Rejection Ratio	CMRR	60	-	-	dB
Power Supply Rejection Ratio	Psrr	60	-	-	dB

	SYMDOL	MINI	тур	МАХ	UNIT
查询"L 外BAWF供应 商 Output High State (RL = 15 k to Ground)	SYMBOL Voh	MIN Vr	TYP -		V
Output Low State ($R_L = 15k$ to VR)	VOL	-	-	1.0	v
Output Source or Sink Current	lo	-	-	1.0	mA
Oscillator:					
Oscillator Frequency	Fosc ,	21	24	27	kHz
Percentage Frequency Change per Volt	Fosc/V	-	0.4	1.0	%/V
(VDD = 10V to 18V)	F /				
Sawtooth High Voltage	Voscp	-	3.8	4.5	V
Sawtooth Low Voltage	Voscv	0.7	1.0	-	v
Capacitor Discharge Current	lD	0.6	1.0	2.5	mA
Logic Inputs:					
Input Threshold Voltage	Vін	3.0	2.3	-	V
(Pins 1, 20, 21, 22, 23, 24, 25, 26, 27)	VIL	-	1.8	1.4	V
Brake and Sensor (Pins 23, 24, 25, 26) High State Input Current (VIN = 4V)	Ін	-36	-27	-20	μΑ
Low State Input Current ($VII = 0V$)	lil	-50	-40	-30	μA
					P
Sequence Select, Top Driver Polarity					
Select, PWM Control, Brake Select, and F/R Select (Pins 1, 20, 21, 22, 27)					
High State Input Current ($VIN = 4V$)	Ін	-16	-12	-8	μA
Low State Input Current (VIL = 0V)	lı∟	-25	-17	-10	μA
	Maria				
Enable Input Threshold Voltage (Pin 2) Hysteresis	Viн Vн	2.1 0.2	2.8 0.3	3.2 0.4	V V
Enable Input Current	lin	-	-	10	nA
				-	
Overcurrent Sense Comparator:	Max	05	400		
Input Threshold Voltage Input Current	Vih Iin	85	100	115 10	mV nA
	IIIN			10	10 (
Outputs:					
Closed Loop Control Section: Tachometer Out					
Output High Voltage (Isource = 1.5mA)	Vон	VR - 0.8	VR - 0.5	VR - 0.3	V
Output Low Voltage (Isink = 5mA)	Vol	0.18	0.27	0.40	V
Pulse Width	Tw	95	105	115	μs
Capacitor Discharge Current (RC Terminal)	ID	1.8	3	7.5	mA
Output Drivers (Pins 12, 13, 14, 15, 16, 17)					
Sourcing 25mA	Vон	9.5	10.5	11	V
Sourcing 50mA	Vон	8	8.8	9.5	V
Sinking 25mA Sinking 50mA	Vol Vol	1.0 2.75	1.30 3.40	2.0 4.2	V V
Switching Times	TR	30	45	60	ns
(CL = 250 pF)	Tf	35	50	65	ns
Switching Times	Tr T-	100	150	200	ns
<u>CL =</u> 1000pF) Fault Output Voltage (Isink = 2mA)	Tf VFO	130	180 -	230 0.5	ns V
Fault Off-State Leakage	lF	-	10	-	'nA
-					
Under Voltage Lockout:	Mund	7.0	0 5	10	V
For VDD Hysteresis	Vuv Vн	7.0 0.45	8.5 0.65	10 0.85	V V
For VR	Vuvr	3.5	4.1	4.8	V
Hysteresis	Vн	0.16	0.3	0.4	V
Device Sumply Courses					
Power Supply Current VDD = 10V	IDD	-	2.0	2.5	mA
VDD = 10V VDD = 12V	IDD	-	3.0	4.0	mA
VDD = 18V	IDD	-	7.0	11.0	mA

7560N-030906-4





determined by the RC time constant. When the capacitor discharges past the

ENABLE input switching point, the outputs will be turned off.

FIGURE 3.

The closed loop motor control operation is achieved by applying the Tachometer Output at Pin 5 into the negative terminal of the Error Amplifier (Pin 7) through an R1-C1-R2 integrating network. The R1-C1 network is configured as a feedback circuit around the amplifier. Since the Tachometer Output has a fixed positive pulse width, the average value of the pulse train is directly proportional to the motor speed. The desired speed is selected by applying a voltage at the positive input (Pin 6) of the Error Amplifier. The resultant output voltage of the Error Amplifier is applied to an internal Comparator along with a ramp waveform generated by the RC Network at Pin 9. The PWM signal at the Comparator output is used to drive outputs 1 thru 6 and complete the closed loop. For this configuration, Pin 20, the Top Driver Polarity Select must be tied to Ground.

** Switch used to connect the error amplifier out and (-) input together when Brake Select input is low and Brake is applied. The speed setting selected by R3 also sets the PWM rate during braking.






FIGURE 5. OPEN LOOP CONTROLLER

FIGURE 5. In this configuration, the PWM output duty cycle to the motor drivers is directly proportional to the DC voltage applied to Pin 6, since Pins 7 and 8 are tied together.



7560N-080305-6



current during braking can be controlled.

TABLE 1. OUTPUT COMMUTATION SEQUENCE FOR THREE-PHASE OPERATION 杏询" \$7560N!"供应商 L\$7560N

查询"LS/560N SENSOR ELE	西以向	L3/300N		
SEPARATION 60°	120° , S2, S3 F/ R EN	BRK OCS	TOP BOTTOM DRIVERS DRIVERS 01, 02, 03 04, 05, 06	FAULT
0 0 0 0	0 1 1 1	0 0	0 1 1 0 1 0	1
1001	0 1 1 1	0 0	1 1 0 0 1 0	1
1 1 0 1	0 0 1 1	0 0	1 1 0 1 0 0	1
1 1 1 1	1011	0 0	101100	1
0 1 1 0	1 0 1 1	0 0	101001	1 EN = ENABLE
0 0 1 0	1 1 1 1	0 0	0 1 1 0 0 1	1 EN = ENABLE
0 1 0 0	0 0 x x	0 x	1 1 1 0 0 0	0 BRK = BRAKE
1011	1 1 x x	0 x	1 1 1 0 0 0	0 BRR = BRARE
0 0 0 0	0 1 0 1	0 0	101100	
1001	0 1 0 1	0 0	101001	OCS = OVER CURRENT
1 1 0 1	0 0 0 1	0 0	0 1 1 0 0 1	1
1 1 1 1	1 0 0 1	0 0	0 1 1 0 1 0	1 SENSE
0 1 1 0	1 0 0 1	0 0	1 1 0 0 1 0	1
0 0 1 0	1 1 0 1	0 0	1 1 0 1 0 0	1
0 1 0 0	0 0 x x	0 x	1 1 1 0 0 0	0
1011	1 1 x x	0 x	1 1 1 0 0 0	0
x x x x	x x x x	1 x	1 1 1 1 1 1	1
x x x x	x x x x	0 1	1 1 1 0 0 0	0
x x x x	-	0 x	1 1 1 0 0 0	0
		• A		·

NOTE 1: This Table assumes the Top Driver Polarity Select (Pin 20) = Logic 0. For Pin 20 = Logic 1, invert the polarity of the top drivers.

NOTE 2: For the LS7561N, the Overcurrent Sense = Logic 1 only forces the bottom drivers to a Logic 0. It has no effect on the top driver outputs which are determined by the other inputs as shown in the table.

TABLE 2. OUTPUT COMMUTATION SEQUENCE FOR FOUR-PHASE OPERATION LS7560N

-	NSOR ELECT PARATION =	-		Lorooon		TOP	BOTTOM		
S1	S2, S3	F/R	EN	BRK	ocs	DRIVERS 01, 03	DRIVERS 04, 06	FAULT	
0 1	0	1 1	1 1	0	0 0	1 0 0 1	0 0	1 1	EN = ENABLE
1 0	1	1 1	1 1	0	0		1 0 0 1	1 1	BRK = BRAKE
0	0	0 0	1 1	0	0	0 0 0	1 0 0 1	1	OCS = OVER
1	1	0	1	0	0	1 0		1	CURRENT SENSE
x	x	x	x	1	x	0 0	1 1	1	
X X	X X	x x	x O	0	1 X	$\begin{array}{ccc} 0 & 0 \\ 0 & 0 \end{array}$	$\begin{array}{ccc} 0 & 0 \\ 0 & 0 \end{array}$	0	

NOTE 1: Sequence Input (Pin 1) set at a Logic 1.

NOTE 2: This Table assumes the Top Driver Polarity Select (Pin 20) = Logic 1. For Pin 20 = Logic 0, invert the polarity of the top drivers.

NOTE 3: For the LS7561N, the Overcurrent Sense = Logic 1 only forces the bottom drivers to a Logic 0. It has no effect on the Top Driver Outputs which are determined by the other inputs as shown on the table.