## Am29F800T／Am29F800B

AMD

## 8 Megabit（1，048，576 x 8－Bit／524，288 x 16－Bit）CMOS 5．0 Volt－only，Sector Erase Flash Memory

## DISTINCTIVE CHARACTERISTICS

－ $5.0 \mathrm{~V} \pm 10 \%$ for read and write operations
－Minimizes system level power requirements
－Compatible with JEDEC standards
－Pinout and software compatible with single－power－supply flash
－Superior inadvertent write protection
－Package options
－44－pin SO
－48－pin TSOP
■ Minimum 100，000 write／erase cycles guaranteed
－High performance
－ 70 ns maximum access time

## $\square$ Sector erase architecture

－One 16 Kbyte，two 8 Kbytes，one 32 Kbyte，and fifteen 64 Kbytes
－Any combination of sectors can be erased．Also supports full chip erase．
－Sector protection
－Hardware method that disables any combination of sectors from write or erase operations． Implemented using standard PROM programming equipment．

■ Embedded Erase Algorithm
－Automatically pre－programs and erases the chip or any sector
－Embedded Program Algorithm
－Automatically programs and verifies data at specified address
－Data Polling and Toggle Bit feature for detection of program or erase cycle completion
－Ready／Busy output（RY／BY）
－Hardware method for detection of program or erase cycle completion
－Erase Suspend／Resume
－Supports reading data from or programming data to a sector not being erased
－Low power consumption
－ 20 mA typical active read current for Byte Mode
－ 28 mA typical active read current for Word Mode
－ 30 mA typical program／erase current
■ Enhanced power management for standby mode
－ $1 \mu \mathrm{~A}$ typical standby current
－Boot Code Sector Architecture
－T＝Top sector
—B＝Bottom sector
－Hardware RESET pin
－Resets internal state machine to the read mode

## GENERAL DESCRIPTION

The Am29F800 is an 8 Mbit，5．0 Volt－only Flash mem－ ory organized as 1 Mbyte of 8 bits each or 512K words of 16 bits each．For flexible erase capability，the 8 Mbits of data are divided into 19 sectors as follows：one 16 Kbyte，two 8 Kbyte，one 32 Kbyte，and fifteen 64 Kbyte． Eight bits of data appear on DQ0－DQ7 in byte mode；in word mode 16 bits appear on DQ0－DQ15．The Am29F800 is offered in 44－pin SO and 48－pin TSOP packages．This device is designed to be programmed in－system with the standard system 5．0 Volt $\mathrm{V}_{\mathrm{Cc}}$ sup－ ply．$A V_{P P}$ of 12.0 volts is not required for program or erase operations．The device can also be programmed in standard EPROM programmers．

The standard Am29F800 offers access times of $70 \mathrm{~ns}, 90$ ns， 120 ns，and 150 ns，allowing high－speed micropro－ cessors to operate without wait states．To eliminate bus contention，the device has separate chip enable（CE）， write enable（ $\overline{\mathrm{WE}}$ ），and output enable（ $\overline{\mathrm{OE} \text { ）controls．}}$
The Am29F800 is entirely command set compatible with the JEDEC single－power－supply Flash standard． Commands are written to the command register using standard microprocessor write timings．Register con－ tents serve as input to an internal state－machine which controls the erase and program circuitry．Write cycles also internally latch addresses and data needed for the programming and erase operations．Reading data out

AMD
PRELIMINARY
of the device is similar to reading from 12．0 Volt Flash or EPROM devices．
The Am29F800 is programmed by executing the pro－ gram command sequence．This will invoke the Embed－ ded Program Algorithm which is an internal algorithm that automatically times the program pulse widths and verifies proper cell margin．Erase is accomplished by executing the erase command sequence．This will invoke the Embedded Erase Algorithm which is an internal algorithm that automatically preprograms the array if it is not already programmed before executing the erase operation．During erase，the device automat－ ically times the erase pulse widths and verifies proper cell margin．
This device also features a sector erase architecture． This allows for sectors of memory to be erased and re－ programmed without affecting the data contents of other sectors．A sector is typically erased and verified within 1.5 seconds．The Am29F800 is erased when shipped from the factory．
The Am29F800 device also features hardware sector protection．This feature will disable both program and erase operations in any combination of nineteen sec－ tors of memory．
AMD has implemented an Erase Suspend feature that enables the user to put erase on hold for any period of time to read data from or program data to a sector that was not being erased．Thus，true background erase can be achieved．

The device features single 5．0 Volt power supply oper－ ation for both read and write functions．Internally generated and regulated voltages are provided for the program and erase operations．A low $\mathrm{V}_{\mathrm{CC}}$ detector au－ tomatically inhibits write operations during power tran－ sitions．The end of program or erase is detected by the RY／BY pin．Data Polling of DQ7，or by the Toggle Bit （DQ6）．Once the end of a program or erase cycle has been completed，the device automatically resets to the read mode．
The Am29F800 also has a hardware RESET pin． When this pin is driven low，execution of any Embed－ ded Program Algorithm or Embedded Erase Algorithm will be terminated．The internal state machine will then be reset into the read mode．The RESET pin may be tied to the system reset circuitry．Therefore，if a system reset occurs during the Embedded Program Algorithm or Embedded Erase Algorithm，the device will be auto－ matically reset to the read mode and will have errone－ ous data stored in the address locations being operated on．These locations will need re－writing after the Reset．Resetting the device will enable the sys－ tem＇s microprocessor to read the boot－up firmware from the Flash memory．

AMD＇s Flash technology combines years of Flash memory manufacturing experience to produce the highest levels of quality，reliability and cost effective－ ness．The Am29F800 memory electrically erases all bits within a sector simultaneously via Fowler－Nor－ dhiem tunneling．The bytes／words are programmed one byte／word at a time using the EPROM program－ ming mechanism of hot electron injection．

## PRODUCT SELECTOR GUIDE

| Family Part No： | Am29F800 |  |  |  |
| :--- | :---: | :---: | :---: | :---: |
| Ordering Part No：$V_{\text {CC }}=5.0 \mathrm{~V} \pm 10 \%$ | $\mathbf{- 7 0}$ | $\mathbf{- 9 0}$ | $\mathbf{- 1 2 0}$ | $\mathbf{- 1 5 0}$ |
| Max Access Time（ns） | 70 | 90 | 120 | 150 |
| $\overline{C E}(E)$ Access（ns） | 70 | 90 | 120 | 150 |
| $\overline{\text { OE }}(\bar{G})$ Access（ns） | 30 | 35 | 50 | 55 |

## BLOCK DIAGRAM



20375C－1

## AMDI

## CONNECTION DIAGRAMS

|  | SO |  |  |
| :---: | :---: | :---: | :---: |
| RY／BY | $1 \bullet$ | 44 | RESET |
| A18 | 2 | 43 | $\square$ WE |
| A17 | 3 | 42 | $\square \mathrm{A} 8$ |
| A7 | 4 | 41 | － A 9 |
| A6 | 5 | 40 | A10 |
| A5 | 6 | 39 | $\square$ A11 |
| A4 | 7 | 38 | $\square \mathrm{A} 12$ |
| A3 | 8 | 37 | A13 |
| A2 | 9 | 36 | A14 |
| A1 | 10 | 35 | A15 |
| A0 | 11 | 34 | A16 |
| CE | 12 | 33 | －BYTE |
| $\mathrm{v}_{\text {SS }}$ | 13 | 32 | $\mathrm{V}_{\mathrm{SS}}$ |
| OE | 14 | 31 | $\square$ DQ15／A－1 |
| DQ0 | 15 | 30 | DQ7 |
| DQ8 | 16 | 29 | D D14 |
| DQ1 | 17 | 28 | D DQ6 |
| DQ9 | 18 | 27 | －DQ13 |
| DQ2 | 19 | 26 | DQ5 |
| DQ10 | 20 | 25 | $\square$ DQ12 |
| DQ3 | 21 | 24 | DQ4 |
| DQ11 | 22 | 23 | $\mathrm{V}_{\mathrm{CC}}$ |

20375C－2

AMD

## CONNECTION DIAGRAMS



20375C－3


Reverse TSOP
20375C－4

## AMDN

| PIN CONFIGURATION |  |
| :--- | :--- |
| A0－A18 | $=19$ Addresses |
| $\overline{\text { BYTE }}$ | $=$ Selects 8 －bit or 16－bit mode |
| $\overline{\text { CE }}$ | $=$ Chip Enable |
| DQ0－DQ14 $=$ | 15 Data Inputs／Outputs |
| DQ15／A－1 | $=$ DQ15 Data Input／Output, |
|  | A－1 Address Mux |
| NC | $=$ Pin Not Connected Internally |
| $\overline{\text { OE }}$ | $=$ Output Enable |
| $\overline{\text { RESET }}=$ | Hardware Reset Pin，Active Low |
| RY／BY | $=$ Ready／Busy Output |
| $\mathrm{V}_{\mathrm{CC}}$ | $=+5.0$ Volt Single－Power Supply |
|  | $( \pm 10 \%$ for－70，－90，$-120,-150)$ |
| V SS | $=$ Device Ground |
| $\overline{\text { WE }}$ | $=$ Write Enable |

## LOGIC SYMBOL



## ORDERING INFORMATION

## Standard Products

AMD standard products are available in several packages and operating ranges．The order number（Valid Combination）is formed by a combination of：


| Valid Combinations |  |
| :--- | :--- |
| AM29F800T－70， <br> AM29F800B－70 | EC，EI，FC，FI，SC，SI |
| AM29F800T－90， |  |
| AM29F800B－90 | EC，EI，EE，EEB， |
| AM29F800T－120， | FC，FI，FE，FEB， |
| AM29F800B－120 | SC，SI，SE，SEB |
| AM29F800T－150， |  |
| AM29F800B－150 |  |

## Valid Combinations

Valid Combinations list configurations planned to be sup－ ported in volume for this device．Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations．

Table 1．Am29F800 User Bus Operations（ $\overline{B Y T E}=\mathrm{V}_{\mathrm{HH}}$ ）

| Operation | CE | OE | WE | A0 | A1 | A6 | A9 | DQ0－DQ15 | RESET |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Autoselect，AMD Manuf．Code（Note 1） | L | L | H | L | L | L | $V_{\text {ID }}$ | Code | H |
| Autoselect Device Code（Note 1） | L | L | H | H | L | L | $\mathrm{V}_{\text {ID }}$ | Code | H |
| Read | L | L | X | A0 | A1 | A6 | A9 | Dout | H |
| Standby | H | X | X | X | X | X | X | HIGH Z | H |
| Output Disable | L | H | H | X | X | X | X | HIGH Z | H |
| Write | L | H | L | A0 | A1 | A6 | A9 | $\mathrm{D}_{\mathrm{IN}}$ | H |
| Verify Sector Protect（Note 2） | L | L | H | L | H | L | $V_{\text {ID }}$ | Code | H |
| Temporary Sector Unprotect | X | X | X | X | X | X | X | X | $\mathrm{V}_{\text {ID }}$ |
| Hardware Reset | X | X | X | X | X | X | X | HIGH Z | L |

Table 2．Am29F800 User Bus Operations（ $\overline{B Y T E}=\mathrm{V}_{\mathrm{IL}}$ ）

| Operation | CE | OE | WE | A0 | A1 | A6 | A9 | DQ0－DQ7 | DQ8－DQ15 | RESET |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Autoselect，AMD Manuf．Code （Note 1） | L | L | H | L | L | L | $V_{\text {ID }}$ | Code | HIGH Z | H |
| Autoselect Device Code（Note 1） | L | L | H | H | L | L | $\mathrm{V}_{\text {ID }}$ | Code | HIGH Z | H |
| Read | L | L | X | A0 | A1 | A6 | A9 | Dout | HIGH Z | H |
| Standby | H | X | X | X | X | X | X | HIGH Z | HIGH Z | H |
| Output Disable | L | H | H | X | X | X | X | HIGH Z | HIGH Z | H |
| Write | L | H | L | A0 | A1 | A6 | A9 | $\mathrm{D}_{\text {IN }}$ | HIGH Z | H |
| Verify <br> Sector Protect（Note 2） | L | L | H | L | H | L | $\mathrm{V}_{\text {ID }}$ | Code | HIGH Z | H |
| Temporary Sector Unprotect | X | X | X | X | X | X | X | X | HIGH Z | $\mathrm{V}_{\text {ID }}$ |
| Hardware Reset | X | X | X | X | X | X | X | HIGH Z | HIGH Z | L |

## Legend：

$L=$ logic $0, H=$ logic 1，$X=$ Don＇t Care．See Characteristics for voltage levels．

## Notes：

1．Manufacturer and device codes may also be accessed via a command register write sequence．Refer to Table 7.
2．Refer to the section on Sector Protection．

## Read Mode

The Am29F800 has two control functions which must be satisfied in order to obtain data at the outputs．CE is the power control and should be used for device selec－ tion．$\overline{O E}$ is the output control and should be used to gate data to the output pins if a device is selected．
Address access time（ $\mathrm{t}_{\mathrm{ACC}}$ ）is equal to the delay from stable addresses to valid output data．The chip enable access time（ $\mathrm{t}_{\mathrm{CE}}$ ）is the delay from stable addresses and stable $\overline{C E}$ to valid data at the output pins． The output enable access time is the delay from the falling edge of $\overline{O E}$ to valid data at the output
pins（assuming the addresses have been stable for at least $\mathrm{t}_{\mathrm{ACC}}-\mathrm{t}_{\mathrm{OE}}$ time）．

## Standby Mode

There are two ways to implement the standby mode on the Am29F800 device，both using the CE pin．
A CMOS standby mode is achieved with the $\overline{C E}$ input held at $\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}$ ．Under this condition the current is typically reduced to less than $5 \mu \mathrm{~A}$ ．A TTL standby mode is achieved with the $\overline{C E}$ pin held at $\mathrm{V}_{\mathrm{IH}}$ ．Under this condition the current is typically reduced to 1 mA ．

In the standby mode the outputs are in the high imped－ ance state，independent of the $\overline{O E}$ input．

## Output Disable

With the $\overline{\mathrm{OE}}$ input at a logic high level $\left(\mathrm{V}_{\mathrm{IH}}\right)$ ，output from the device is disabled．This will cause the output pins to be in a high impedance state．

## Autoselect

The autoselect mode allows the reading of a binary code from the device and will identify its manufacturer and type．This mode is intended for use by program－ ming equipment for the purpose of automatically matching the device to be programmed with its corre－ sponding programming algorithm．This mode is func－ tional over the entire temperature range of the device．
To activate this mode，the programming equipment must force $\mathrm{V}_{\text {ID }}(11.5 \mathrm{~V}$ to 12.5 V ）on address pin A 9.$$ Two identifier bytes may then be sequenced from the device outputs by toggling address $A 0$ from $V_{I L}$ to $\mathrm{V}_{\mathrm{IH}}$ ． All addresses are don＇t cares except A0，A1，and A6 （see Table 3）．

The manufacturer and device codes may also be read via the command register，for instances when the Am29F800 is erased or programmed in a system with－ out access to high voltage on the A9 pin．The command sequence is illustrated in Table 4 （see Autoselect Com－ mand Sequence）．
Byte $0\left(\mathrm{AO}=\mathrm{V}_{\mathrm{IL}}\right)$ represents the manufacturer＇s code $(A M D=01 \mathrm{H})$ and byte $1\left(\mathrm{~A} 0=\mathrm{V}_{\mathrm{IH}}\right)$ the device identifier code（Am29F800T $=$ D6H and Am29F800B $=58 \mathrm{H}$ for x8 mode；Am29F800T $=22 \mathrm{D} 6 \mathrm{H}$ and Am29F800B $=$ 2258 H for x 16 mode）．These two bytes／words are given in the table below．All identifiers for manufacturer and device will exhibit odd parity with DQ7 defined as the parity bit．In order to read the proper device codes when executing the Autoselect，A1 must be VIL（see Tables 3 and 4）．

The autoselect mode also facilitates the determination of sector protection in the system．By performing a read operation at the address location $\mathrm{XX02H}$ with the higher order address bits A12－A18 set to the desired sector address，the device will return 01 H for a pro－ tected sector and 00 H for a non－protected sector．

Table 3．Am29F800 Sector Protection Verify Autoselect Codes

| Type |  |  | A12－A18 | A6 | A1 | A0 | Code（HEX） |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code－AMD |  |  | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | 01H |
| Am29F800 Device | Am29F800T | Byte | X | $\mathrm{V}_{\text {IL }}$ | VIL | $\mathrm{V}_{\mathrm{IH}}$ | D6H |
|  |  | Word |  |  |  |  | 22D6H |
|  | Am29F800B | Byte | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | 58 H |
|  |  | Word |  |  |  |  | 2258 H |
| Sector Protection |  |  | Sector <br> Address | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {IL }}$ | 01H＊ |

＊Outputs 01H at protected sector addresses
Table 4．Expanded Autoselect Code Table

| Type |  | Code | $\begin{gathered} \text { DQ } \\ 15 \end{gathered}$ | $\begin{gathered} \text { DQ } \\ 14 \end{gathered}$ | $\begin{gathered} \mathrm{DQ} \\ 13 \end{gathered}$ | $\begin{gathered} \text { DQ } \\ 12 \end{gathered}$ | DQ | $\begin{gathered} \mathrm{DQ} \\ 10 \end{gathered}$ | $\begin{gathered} \text { DQ } \\ 9 \end{gathered}$ | $\begin{gathered} \text { DQ } \\ 8 \end{gathered}$ | $\begin{gathered} \text { DQ } \\ 7 \end{gathered}$ | $\begin{gathered} \mathrm{DQ} \\ 6 \end{gathered}$ | $\begin{gathered} \text { DQ } \\ 5 \end{gathered}$ | $\begin{gathered} \text { DQ } \\ 4 \end{gathered}$ | $\begin{gathered} \mathrm{DQ} \\ 3 \end{gathered}$ | $\begin{gathered} \text { DQ } \\ 2 \end{gathered}$ | $\begin{array}{\|c} \hline \text { DQ } \\ 1 \end{array}$ | $\begin{gathered} \mathrm{DQ} \\ 0 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Manufacturer Code－AMD |  | 01H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |
| Am29F800 Device | Am29F800T（B） <br> （W） | $\begin{array}{\|c} \mathrm{D} 6 \mathrm{H} \\ \text { 22D6H } \end{array}$ | $\begin{gathered} \mathrm{A}-1 \\ 0 \end{gathered}$ | $\begin{array}{\|c} \mathrm{HI}-\mathrm{Z} \\ 0 \end{array}$ | $\begin{array}{\|c} \hline \mathrm{HI}-\mathrm{Z} \\ 1 \end{array}$ | $\begin{gathered} \mathrm{HI}-\mathrm{Z} \\ 0 \end{gathered}$ | $\begin{array}{\|c} \hline \mathrm{HI}-\mathrm{Z} \\ 0 \end{array}$ | $\begin{array}{\|c} \mathrm{HI}-\mathrm{Z} \\ 0 \end{array}$ | $\begin{gathered} \mathrm{HI}-\mathrm{Z} \\ 1 \end{gathered}$ | $\begin{array}{\|c} \hline \mathrm{HI}-\mathrm{Z} \\ 0 \end{array}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 1 1 | 0 |
|  | Am29F800B（B） <br> （W） | $\begin{array}{\|c\|} \hline 58 \mathrm{H} \\ 2258 \mathrm{H} \end{array}$ | $\begin{gathered} \text { A-1 } \\ 0 \end{gathered}$ | $\begin{gathered} \mathrm{HI}-\mathrm{Z} \\ 0 \end{gathered}$ | $\begin{array}{\|c} \mathrm{HI}-\mathrm{Z} \\ 1 \end{array}$ | $\begin{gathered} \mathrm{HI}-\mathrm{Z} \\ 0 \end{gathered}$ | $\begin{array}{\|c} \mathrm{HI}-\mathrm{Z} \\ 0 \end{array}$ | $\begin{array}{\|c} \mathrm{HI}-\mathrm{Z} \\ 0 \end{array}$ | $\begin{gathered} \mathrm{HI}-\mathrm{Z} \\ 1 \end{gathered}$ | $\begin{array}{\|c} \mathrm{HI}-\mathrm{Z} \\ 0 \end{array}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 0 \\ & 0 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | 0 | 0 | 0 |
| Sector Protection |  | 01H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 |

（B）－Byte mode
（W）－Word mode

Table 5．Sector Address Tables（Am29F800T）

|  | A18 | A17 | A16 | A15 | A14 | A13 | A12 | Sector Size | $\begin{gathered} \hline(x 16) \\ \text { Address Range } \\ \hline \end{gathered}$ | (x8) <br> Address Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SAO | 0 | 0 | 0 | 0 | X | X | X | 64 Kbytes 32 Kwords | 00000h－07FFFh | 00000h－0FFFFh |
| SA1 | 0 | 0 | 0 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 08000h－0FFFFh | 10000h－1FFFFh |
| SA2 | 0 | 0 | 1 | 0 | X | X | X | 64 Kbytes <br> 32 Kwords | 10000h－17FFFh | 20000h－2FFFFh |
| SA3 | 0 | 0 | 1 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 18000h－1FFFFh | 30000h－3FFFFh |
| SA4 | 0 | 1 | 0 | 0 | X | X | X | 64 Kbytes <br> 32 Kwords | 20000h－27FFFh | 40000h－4FFFFh |
| SA5 | 0 | 1 | 0 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 28000h－2FFFFh | 50000h－5FFFFh |
| SA6 | 0 | 1 | 1 | 0 | X | X | X | 64 Kbytes <br> 32 Kwords | 30000h－37FFFh | 60000h－6FFFFh |
| SA7 | 0 | 1 | 1 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 38000h－3FFFFh | 70000h－7FFFFh |
| SA8 | 1 | 0 | 0 | 0 | X | X | X | 64 Kbytes 32 Kwords | 40000h－47FFFh | 80000h－8FFFFh |
| SA9 | 1 | 0 | 0 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 48000h－4FFFFh | 90000h－9FFFFh |
| SA10 | 1 | 0 | 1 | 0 | X | X | X | 64 Kbytes <br> 32 Kwords | 50000h－57FFFh | A0000h－AFFFFh |
| SA11 | 1 | 0 | 1 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 58000h－5FFFFh | B0000h－BFFFFh |
| SA12 | 1 | 1 | 0 | 0 | X | X | X | 64 Kbytes <br> 32 Kwords | 60000h－67FFFh | C0000h－CFFFFh |
| SA13 | 1 | 1 | 0 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 68000h－6FFFFh | D0000h－DFFFFh |
| SA14 | 1 | 1 | 1 | 0 | X | X | X | 64 Kbytes 32 Kwords | 70000h－77FFFh | E0000h－EFFFFh |
| SA15 | 1 | 1 | 1 | 1 | 0 | X | X | 32 Kbytes <br> 16 Kwords | 78000h－7BFFFh | F0000h－F7FFFh |
| SA16 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 8 Kbytes 4 Kwords | 7C000h－7CFFFh | F8000h－F9FFFh |
| SA17 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 8 Kbytes <br> 4 Kwords | 7D000h－7DFFFh | FA000h－FBFFFh |
| SA18 | 1 | 1 | 1 | 1 | 1 | 1 | X | $\begin{aligned} & 16 \text { Kbytes } \\ & 8 \text { Kwords } \end{aligned}$ | 7E000h－7FFFFh | FC000h－FFFFFh |

Note：The address range is $A 18: A_{-1}$ if in byte mode $\left(\overline{B Y T E}=V_{I L}\right)$ ．The address range is $A 18: A 0$ if in word mode $\left(\overline{B Y T E}=V_{I H}\right)$ ．

Table 6．Sector Address Tables（Am29F800B）

|  | A18 | A17 | A16 | A15 | A14 | A13 | A12 | Sector Size | $(x 16)$ <br> Address Range | (x8) <br> Address Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SA0 | 0 | 0 | 0 | 0 | 0 | 0 | X | 16 Kbytes <br> 8 Kwords | 00000h－01FFFh | 00000h－03FFFh |
| SA1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 8 Kbytes <br> 4 Kwords | 02000h－02FFFh | 04000h－05FFFh |
| SA2 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 8 Kbytes <br> 4 Kwords | 03000h－03FFFh | 06000h－07FFFh |
| SA3 | 0 | 0 | 0 | 0 | 1 | X | X | 32 Kbytes <br> 16 Kwords | 04000h－07FFFh | 08000h－0FFFFh |
| SA4 | 0 | 0 | 0 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 08000h－0FFFFh | 10000h－1FFFFh |
| SA5 | 0 | 0 | 1 | 0 | X | X | X | 64 Kbytes <br> 32 Kwords | 10000h－17FFFh | 20000h－2FFFFh |
| SA6 | 0 | 0 | 1 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 18000h－1FFFFh | 30000h－3FFFFh |
| SA7 | 0 | 1 | 0 | 0 | X | X | X | 64 Kbytes <br> 32 Kwords | 20000h－27FFFh | 40000h－4FFFFh |
| SA8 | 0 | 1 | 0 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 28000h－2FFFFh | 50000h－5FFFFh |
| SA9 | 0 | 1 | 1 | 0 | X | X | X | 64 Kbytes 32 Kwords | 30000h－37FFFh | 60000h－6FFFFh |
| SA10 | 0 | 1 | 1 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 38000h－3FFFFh | 70000h－7FFFFh |
| SA11 | 1 | 0 | 0 | 0 | X | X | X | 64 Kbytes <br> 32 Kwords | 40000h－47FFFh | 80000h－8FFFFh |
| SA12 | 1 | 0 | 0 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 48000h－4FFFFh | 90000h－9FFFFh |
| SA13 | 1 | 0 | 1 | 0 | X | X | X | 64 Kbytes <br> 32 Kwords | 50000h－57FFFh | A0000h－AFFFFh |
| SA14 | 1 | 0 | 1 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 58000h－5FFFFh | B0000h－BFFFFh |
| SA15 | 1 | 1 | 0 | 0 | X | X | X | 64 Kbytes <br> 32 Kwords | 60000h－67FFFh | C0000h－CFFFFh |
| SA16 | 1 | 1 | 0 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 68000h－6FFFFh | D0000h－DFFFFh |
| SA17 | 1 | 1 | 1 | 0 | X | X | X | 64 Kbytes <br> 32 Kwords | 70000h－77FFFh | E0000h－EFFFFh |
| SA18 | 1 | 1 | 1 | 1 | X | X | X | 64 Kbytes <br> 32 Kwords | 78000h－7FFFFh | F0000h－FFFFFh |

Note：The address range is $A 18: A_{-1}$ if in byte mode $\left(\overline{B Y T E}=V_{I L}\right)$ ．The address range is $A 18: A 0$ if in word mode $\left(\overline{B Y T E}=V_{I H}\right)$ ．

## Write

Device erasure and programming are accomplished via the command register．The contents of the register serve as inputs to the internal state machine．The state machine outputs dictate the function of the device．
The command register itself does not occupy any ad－ dressable memory location．The register is a latch used to store the commands，along with the address and data information needed to execute the command．The command register is written to by bringing $\overline{W E}$ to $\mathrm{V}_{\mathrm{IL}}$ ， while $\overline{C E}$ is at $V_{I L}$ and $\overline{O E}$ is at $V_{I H}$ ．Addresses are latched on the falling edge of $\overline{W E}$ or $\overline{C E}$ ，whichever happens later；while data is latched on the rising edge of $\overline{W E}$ or $\overline{C E}$ ，whichever happens first．Standard micro－ processor write timings are used．
Refer to AC Write Characteristics and the Erase／Pro－ gramming Waveforms for specific timing parameters．

## Sector Protection

The Am29F800 features hardware sector protection． This feature will disable both program and erase oper－ ations in any combination of nineteen sectors of mem－ ory．The sector protect feature is enabled using programming equipment at the user＇s site．The device is shipped with all sectors unprotected．Alternatively， AMD may program and protect sectors in the factory prior to shipping the device（AMD＇s ExpressFlash ${ }^{\text {TM }}$ Service）．

It is possible to determine if a sector is protected in the system by writing an Autoselect command．Performing a read operation at the address location XX02H，where the higher order address bits $\mathrm{A} 12-\mathrm{A} 18$ is the desired sector address，will produce a logical＂1＂at DQ0 for a protected sector．See Table 3 for Autoselect codes．

## Temporary Sector Unprotect

This feature allows temporary unprotection of previ－ ously protected sectors of the Am29F800 device in order to change data in－system．The Sector Unprotect mode is activated by setting the RESET pin to high volt－ age（12V）．During this mode，formerly protected sec－ tors can be programmed or erased by selecting the sector addresses．Once the 12 V is taken away from the RESET pin，all the previously protected sectors will be protected again．Refer to Figures 17 and 18.

## Command Definitions

Device operations are selected by writing specific ad－ dress and data sequences into the command register． Writing incorrect address and data values or writ－ ing them in the improper sequence will reset the device to the read mode．Table 7 defines the valid register command sequences．Note that the Erase Suspend（BOH）and Erase Resume（30H）commands are valid only while the Sector Erase operation is in progress．Moreover，both Reset／Read commands are functionally equivalent，resetting the device to the read mode．

Table 7．Am29F800 Command Definitions

| Command Sequence Read／Reset （Note 2） |  | Bus Write Cycles Req＇d | First Bus Write Cycle |  | Second Bus Read／Write Cycle |  | Third Bus Write Cycle |  | Fourth Bus Read／Write Cycle |  | Fifth Bus Write Cycle |  | Sixth Bus Write Cycle |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data | Addr | Data |
| Reset／Read | Word |  | 1 | XXX | XXF0 | RA | RD |  |  |  |  |  |  |  |  |
|  | Byte | F0 |  |  |  |  |  |  |  |  |  |  |  |  |
| Autoselect Manufacturer ID | Word | 3 | 555 | XXAA | 2AA | XX55 | 555 | XX90 | XX00 | XX01 |  |  |  |  |
|  | Byte |  | AAA | AA | 555 | 55 | AAA | 90 | 00 | 01 |  |  |  |  |
| Autoselect <br> Device ID <br> （Top Boot Block） | Word | 3 | 555 | XXAA | 2AA | XX55 | 555 | XX90 | XX01 | 22D6 |  |  |  |  |
|  | Byte |  | AAA | AA | 555 | 55 | AAA | 90 | 02 | D6 |  |  |  |  |
| Autoselect Device ID （Bottom Boot Block） | Word | 3 | 555 | XXAA | 2AA | XX55 | 555 | XX90 | XX01 | 2258 |  |  |  |  |
|  | Byte |  | AAA | AA | 555 | 55 | AAA | 90 | 02 | 58 |  |  |  |  |
| Autoselect Sector Protect Verify（Note 3） |  | 3 | 555 | XXAA | 2AA | XX55 | 555 | XX90 | $\begin{aligned} & (\mathrm{SA}) \\ & \times 02 \end{aligned}$ | XX00 |  |  |  |  |
|  | Word |  |  |  |  |  |  |  |  | XX01 |  |  |  |  |
|  | Byte |  | AAA | AA | 555 | 55 | AAA | 90 | $\begin{aligned} & \text { (SA) } \\ & \times 04 \end{aligned}$ | 00 |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  | 01 |  |  |  |  |
| Byte Program | Word | 4 | 555 | XXAA | 2AA | XX55 | 555 | XXAO | PA | PD |  |  |  |  |
|  | Byte |  | AAA | AA | 555 | 55 | AAA | A0 |  |  |  |  |  |  |
| Chip Erase | Word | 6 | 555 | XXAA | 2AA | XX55 | 555 | XX80 | 555 | XXAA | 2AA | XX55 | 555 | XX10 |
|  | Byte |  | AAA | AA | 555 | 55 | AAA | 80 | AAA | AA | 555 | 55 | AAA | 10 |
| Sector Erase | Word | 6 | 555 | XXAA | 2AA | XX55 | 555 | XX80 | 555 | XXAA | 2AA | XX55 | SA | XX30 |
|  | Byte |  | AAA | AA | 555 | 55 | AAA | 80 | AAA | AA | 555 | 55 |  | 30 |
| Erase Suspend （Note 4） | Word | 1 | XXX | XXB0 |  |  |  |  |  |  |  |  |  |  |
|  | Byte |  |  | B0 |  |  |  |  |  |  |  |  |  |  |
| Erase Resume | Word | 1 | XXX | XX30 |  |  |  |  |  |  |  |  |  |  |
|  | Byte |  |  | 30 |  |  |  |  |  |  |  |  |  |  |

## Legend：

$R A=$ Address of the memory location to be read．
$R D=$ Data read from location RA during read operation．
$P A=$ Address of the memory location to be programmed．Addresses are latched on the falling edge of the $\overline{W E}$ or $\overline{C E}$ pulse．
$P D=$ Data to be programmed at location PA．Data is latched on the rising edge of WE or $\overline{C E}$ pulse．
SA＝Address of the sector to be erased．Address bits A18－A12 uniquely select any sector．

## Notes：

1．All values are in hexadecimal．
2．See Tables 1 and 2 for description of bus operations．
3．The data is 00 H for an unprotected sector group and 01 H for a protected sector group．The complete bus address is composed of the sector address（A18－A12），A1＝1，and A0＝ 0 ．
4．Read and program functions in non－erasing sectors are allowed in the Erase Suspend mode．
5．Address bits A18－A11 are don＇t care for unlock and command cycles．

## Read／Reset Command

The read or reset operation is initiated by writing the read／reset command sequence into the command reg－ ister．Microprocessor read cycles retrieve array data from the memory．The device remains enabled for reads until the command register contents are altered．
The device will automatically power－up in the read／ reset state．In this case，a command sequence is not required to read data．Standard microprocessor read cycles will retrieve array data．This default value en－ sures that no spurious alteration of the memory content occurs during the power transition．Refer to the AC Read Characteristics and Waveforms for the specific timing parameters．

## Autoselect Command

Flash memories are intended for use in applications where the local CPU can alter memory contents．As such，manufacture and device codes must be accessi－ ble while the device resides in the target system． PROM programmers typically access the signature codes by raising A9 to a high voltage．However，multi－ plexing high voltage onto the address lines is not gen－ erally a desirable system design practice．

The device contains an autoselect command operation to supplement traditional PROM programming method－ ology．The operation is initiated by writing the autose－ lect command sequence into the command register． Following the command write，a read cycle from ad－ dress $\mathrm{XX00H}$ retrieves the manufacture code of 01 H ．A read cycle from address XX01H returns the device code（Am29F800T＝D6H and Am29F800B $=58 \mathrm{H}$ for x8 mode；Am29F800T $=22 \mathrm{D} 6 \mathrm{H}$ and Am29F800B $=$ 2258 H for $\times 16$ mode）（see Tables 3 and 4）．

All manufacturer and device codes will exhibit odd par－ ity with DQ7 defined as the parity bit．
Furthermore，the write protect status of sectors can be read in this mode．Scanning the sector addresses （A18，A17，A16，A15，A14，A13，and A12）while（A6， $A 1, A 0)=(0,1,0)$ will produce a logical＂ 1 ＂at device output DQ0 for a protected sector．

To terminate the operation，it is necessary to write the read／reset command sequence into the register．

## Byte／Word Programming

The device is programmed on a byte－by－byte（or word－by－word）basis．Programming is a four bus cycle operation．There are two＂unlock＂write cycles．These are followed by the program set－up command and data write cycles．Addresses are latched on the falling edge of CE or WE，whichever happens later and the data is latched on the rising edge of $\overline{C E}$ or $\overline{W E}$ ，whichever hap－ pens first．The rising edge of CE or WE（whichever happens first）begins programming using the Embed－ ded Program Algorithm．Upon executing the algorithm，
the system is not required to provide further controls or timings．The device will automatically provide adequate internally generated program pulses and verify the pro－ grammed cell margin．

The automatic programming operation is completed when the data on DQ7（also used as Data Polling）is equivalent to the data written to this bit at which time the device returns to the read mode and addresses are no longer latched（see Table 8，Hardware Sequence Flags）．Therefore，the device requires that a valid ad－ dress to the device be supplied by the system at this particular instance of time for Data Polling operations． Data Polling must be performed at the memory location which is being programmed．
Any commands written to the chip during the Embed－ ded Program Algorithm will be ignored．If a hardware reset occurs during the programming operation，the data at that particular location will be corrupted．
Programming is allowed in any sequence and across sector boundaries．Beware that a data＂0＂cannot be programmed back to a＂1＂．Attempting to do so may cause the device to exceed programming time limits （DQ5 $=1$ ）or result in an apparent success，according to the data polling algorithm，but a read from reset／read mode will show that the data is still＂ 0 ＂．Only erase op－ erations can convert＂ 0 ＂s to＂ 1 ＂s．
Figure 1 illustrates the Embedded Programming Algo－ rithm using typical command strings and bus operations．

## Chip Erase

Chip erase is a six bus cycle operation．There are two ＂unlock＂write cycles．These are followed by writing the ＂set－up＂command．Two more＂unlock＂write cycles are then followed by the chip erase command．
Chip erase does not require the user to program the device prior to erase．Upon executing the Embedded Erase Algorithm command sequence the device will automatically program and verify the entire memory for an all zero data pattern prior to electrical erase．The erase is performed sequentially on all sectors at the same time（see Table＂Erase and Programming Perfor－ mance＂）．The system is not required to provide any controls or timings during these operations．
The automatic erase begins on the rising edge of the last WE pulse in the command sequence and termi－ nates when the data on DQ7 is＂ 1 ＂（see Write Opera－ tion Status section）at which time the device returns to read the mode．

Figure 2 illustrates the Embedded Erase Algorithm using typical command strings and bus operations．

## Sector Erase

Sector erase is a six bus cycle operation．There are two ＂unlock＂write cycles．These are followed by writing the ＂set－up＂command．Two more＂unlock＂write cycles are then followed by the sector erase command．The sec－ tor address（any address location within the desired sector）is latched on the falling edge of WE，while the command $(30 \mathrm{H})$ is latched on the rising edge of WE． After a time－out of $80 \mu \mathrm{~s}$ from the rising edge of the last sector erase command，the sector erase operation will begin．
Multiple sectors may be erased sequentially by writing the six bus cycle operations as described above．This sequence is followed with writes of the Sector Erase command to addresses in other sectors desired to be sequentially erased．The time between writes must be less than $80 \mu$ s otherwise that command will not be ac－ cepted and erasure will start．It is recommended that processor interrupts be disabled during this time to guarantee this condition．The interrupts can be re－en－ abled after the last Sector Erase command is written．A time－out of $80 \mu \mathrm{~s}$ from the rising edge of the last $\overline{\mathrm{WE}}$ will initiate the execution of the Sector Erase command（s）． If another falling edge of the WE occurs within the 80 $\mu$ s time－out window the timer is reset．（Monitor DQ3 to determine if the sector erase timer window is still open． See DQ3，Sector Erase Timer．）Any command other than Sector Erase or Erase Suspend during this period will reset the device to the read mode，ignoring the pre－ vious command string．In that case，restart the erase on those sectors and allow them to complete．
Loading the sector erase buffer may be done in any sequence and with any number of sectors（0 to18）． Refer to DQ3，Sector Erase Timer，in the Write Opera－ tion Status section．
Sector erase does not require the user to program the device prior to erase．The device automatically pro－ grams all memory locations in the sector（s）to be erased prior to electrical erase．When erasing a sector or sectors the remaining unselected sectors are not af－ fected．The system is not required to provide any con－ trols or timings during these operations．
The automatic sector erase begins after the $80 \mu$ s time out from the rising edge of the WE pulse for the last sector erase command pulse and terminates when the data on DQ7，Data Polling，is＂ 1 ＂（see Write Operation Status section）at which time the device returns to the read mode．Data Polling must be performed at an ad－ dress within any of the sectors being erased．
Figure 2 illustrates the Embedded Erase Algorithm using typical command strings and bus operations．

## Erase Suspend

The Erase Suspend command allows the user to inter－ rupt a Sector Erase operation and then perform data
reads or programs to a sector not being erased．This command is applicable ONLY during the Sector Erase operation which includes the time－out period for sector erase．The Erase Suspend command will be ignored if written during the Chip Erase operation or Embedded Program Algorithm．Writing the Erase Suspend com－ mand during the Sector Erase time－out results in imme－ diate termination of the time－out period and suspension of the erase operation．

Any other command written during the Erase Suspend mode will be ignored except the Erase Resume command．Writing the Erase Resume com－ mand resumes the erase operation．The addresses are ＂don＇t－cares＂when writing the Erase Suspend or Erase Resume command．

When the Erase Suspend command is written during a Sector Erase operation，the chip will take a maximum of $20 \mu$ s to suspend the operation and go into erase suspended mode，at which time the user can read or program from a sector that is not being erased．Read－ ing data in this mode is the same as reading from the standard read mode，except that the data must be read from sectors that have not been erase suspended． Successively reading from the erase－suspended sec－ tor while the device is in the erase－suspend－read mode will cause DQ2 to toggle．After entering the erase－sus－ pend mode，the user can program the device by writing the appropriate command sequence for Byte Program． This program mode is known as the erase sus－ pend－program mode．Again，programming in this mode is the same as programming in regular Byte Program mode，except that the data must be programmed to sectors that are not erase suspended．Successively reading from the erase suspended sector while the de－ vice is in the erase suspend－program mode will cause DQ2 to toggle．The end of the erase suspend－program operation is detected by the RY／BY output pin，DATA Polling of DQ7，or by the Toggle Bit（DQ6），which is the same as the regular Byte Program operation．Note that DQ7 must be read from the Byte Program address while DQ6 can be read from any address．
When the erase operation has been suspended，the de－ vice defaults to the erase－suspend－read mode．Reading data in this mode is the same as reading from the stan－ dard read mode except that the data must be read from sectors that have not been erase－suspended．

To resume the operation of Sector Erase，the Resume command $(30 \mathrm{H})$ should be written．Any further writes of the Resume command at this point will be ignored．An－ other Erase Suspend command can be written after the chip has resumed erasing．

## Write Operation Status

Table 8．Hardware Sequence Flags

|  | Status |  | DQ7 | DQ6 | DQ5 | DQ3 | DQ2 | RDY／BSY |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| In Progress | Byte Programming |  | DQ7 | Toggle | 0 | 0 | No Tog | 0 |
|  | Program／Erase in Auto－Erase |  | 0 | Toggle | 0 | 1 | （Note 1） | 0 |
|  | Erase suspend mode | Erase sector address | 1 | No Tog | 0 | 1 | Toggle | 1 |
|  |  | Non－erase sector address | Data | Data | Data | Data | Data | 1 |
|  | Program in erase suspend |  | $\begin{aligned} & \text { DQ7 } \\ & \text { (Note 2) } \end{aligned}$ | Toggle | 0 | 1 | $\begin{gathered} 1 \\ \text { (Note 1) } \end{gathered}$ | 0 |
| Exceeded <br> Time <br> Limits | Byte Programming |  | DQ7 | Toggle | 1 | 0 | No Tog | 0 |
|  | Program／Erase in Auto－Erase |  | 0 | Toggle | 1 | 1 | （Note 3） | 0 |
|  | Program in erase suspend |  | DQ7 | Toggle | 1 | 1 | （Note 3） | 0 |

## Notes：

1．DQ2 can be toggled when sector address applied is that of an erasing sector．Conversely，DQ2 cannot be toggled when the sector address applied is that of a non－erasing sector．DQ2 is therefore used to determine which sectors are erasing and which are not．
2．These status flags apply when outputs are read from the address of a non－erase－suspended sector．
3．If DQ5 is high（exceeded timing limits），successive reads from a problem sector will cause DQ2 to toggle．

## DQ7：Data Polling

The Am29F800 device features Data Polling as a method to indicate to the host that the embedded algo－ rithms are in progress or completed．During the Em－ bedded Program Algorithm，an attempt to read the device will produce the complement of the data last written to DQ7．Upon completion of the Embedded Pro－ gram Algorithm，an attempt to read the device will pro－ duce the true data last written to DQ7．During the Embedded Erase Algorithm，an attempt to read the de－ vice will produce a＂0＂at the DQ7 output． Upon completion of the Embedded Erase Algorithm an attempt to read the device will produce a＂ 1 ＂at the DQ7 output．The flowchart for Data Polling（DQ7）is shown in Figure 3.
For chip erase，the Data Polling is valid after the rising edge of the sixth WE pulse in the six write pulse se－ quence．For sector erase，the Data Polling is valid after the last rising edge of the sector erase WE pulse．Data Polling must be performed at sector addresses within any of the sectors being erased and not a protected sector．Otherwise，the status may not be valid．

Just prior to the completion of Embedded Algorithm op－ erations DQ7 may change asynchronously while the output enable（ $\overline{\mathrm{OE}})$ is asserted low．This means that the device is driving status information on DQ7 at one instant of time and then that byte＇s valid data at the next instant of time．Depending on when the system samples the DQ7 output，it may read the status or valid data．Even if the device has completed
the Embedded Algorithm operations and DQ7 has a valid data，the data outputs on DQ0－DQ6 may be still invalid．The valid data on DQ0－DQ7 will be read on the successive read attempts．
The $\overline{\text { Data }}$ Polling feature is only active during the Em－ bedded Programming Algorithm，Embedded Erase AI－ gorithm，or sector erase time－out（see Table 7）．

See Figure 11 for the Data Polling timing specifications and diagrams．

## DQ6：Toggle Bit

The Am29F800 also features the＂Toggle Bit＂as a method to indicate to the host system that the embed－ ded algorithms are in progress or completed．

During an Embedded Program or Erase Algorithm cy－ cle，successive attempts to read（ $\overline{O E}$ toggling）data from the device at any address will result in DQ6 tog－ gling between one and zero．Once the Embedded Pro－ gram or Erase Algorithm cycle is completed，DQ6 will stop toggling and valid data will be read on the next successive attempt．During programming，the Toggle Bit is valid after the rising edge of the fourth WE pulse in the four write pulse sequence．For chip erase，the Toggle Bit is valid after the rising edge of the sixth WE pulse in the six write pulse sequence．For Sector erase， the Toggle Bit is valid after the last rising edge of the sector erase WE pulse．The Toggle Bit is active during the sector erase time－out．
Either $\overline{\mathrm{CE}}$ or $\overline{\mathrm{OE}}$ toggling will cause DQ6 to toggle．In addition，an Erase Suspend／Resume command will
cause DQ6 to toggle．See Figure 12 for the Toggle Bit timing specifications and diagrams．

## DQ5：Exceeded Timing Limits

DQ5 will indicate if the program or erase time has ex－ ceeded the specified limits（internal pulse count）． Under these conditions DQ5 will produce a＂ 1 ＂．This is a failure condition which indicates that the program or erase cycle was not successfully completed．Data Poll－ ing is the only operating function of the device under this condition．The $\overline{\mathrm{CE}}$ circuit will partially power down the device under these conditions（to approximately 2 $\mathrm{mA})$ ．The $\overline{\mathrm{OE}}$ and $\overline{\mathrm{WE}}$ pins will control the output dis－ able functions as described in Table 1.
The DQ5 failure condition will also appear if a user tries to program a 1 to a location that is previously pro－ grammed to 0 ．In this case the device locks out and never completes the Embedded Program Algorithm． Hence，the system never reads a valid data on DQ7 bit and DQ6 never stops toggling．Once the device has ex－ ceeded timing limits，the DQ5 bit will indicate a＂ 1 ＂． Please note that this is not a device failure condition since the device was incorrectly used．If this occurs， reset the device．

## DQ3：Sector Erase Timer

After the completion of the initial sector erase com－ mand sequence the sector erase time－out will begin． DQ3 will remain low until the time－out is complete．Data Polling and Toggle Bit are valid after the initial sector erase command sequence．

If Data Polling or the Toggle Bit indicates the device has been written with a valid erase command，DQ3 may be used to determine if the sector erase timer window is still open．If DQ3 is high（＂ 1 ＂）the internally controlled erase cycle has begun；attempts to write subsequent commands（other than Erase Suspend）to the device will be ignored until the erase operation is completed as indicated by Data Polling or Toggle Bit．If DQ3 is low （＂ 0 ＂），the device will accept additional sector erase commands．To insure the command has been ac－ cepted，the system software should check the status of DQ3 prior to and following each subsequent sector erase command．If DQ3 were high on the second sta－ tus check，the command may not have been accepted． Refer to Table 8，Hardware Sequence Flags．

## DQ2：Toggle Bit 2

This toggle bit，along with DQ6，can be used to deter－ mine whether the device is in the Embedded Erase Algorithm or in Erase suspend．

Successive reads from the erasing sector will cause DQ2 to toggle during the Embedded Erase Algorithm． If the device is in the erase suspend－read mode，suc－ cessive reads from the erase－suspend sector will cause DQ2 to toggle．When the device is in the erase suspend－program mode，successive reads from the
byte address of the non－erase suspend sector will indi－ cate a logic＂1＂at the DQ2 bit．Note that a sector which is selected for erase is not available for read in Erase Suspend mode．Other sectors which are not selected for Erase can be read in Erase Suspend．

DQ6 is different from DQ2 in that DQ6 toggles only when the standard program or erase，or erase sus－ pend－program operation is in progress．
If the DQ5 failure condition is observed while in Sector Erase mode（i．e．，exceeded timing limits），the DQ2 tog－ gle bit can give extra information．In this case，the nor－ mal function of DQ2 is modified．If DQ5 is at logic＂ 1 ＂， then DQ2 will toggle with consecutive reads only at the sector address that caused the failure condition．DQ2 will toggle at the sector address where the failure oc－ curred and will not toggle at other sector addresses．

## RY／BY：Ready／Busy

The Am29F800 provides a RY／BY open－drain output pin as a way to indicate to the host system that the Em－ bedded Algorithms are either in progress or have been completed．If the output is low，the device is busy with either a program or erase operation．If the output is high，the device is ready to accept any read／write or erase operation．When the RY／$\overline{B Y}$ pin is low，the device will not accept any additional program or erase com－ mands with the exception of the Erase Suspend com－ mand．If the Am29F800 is placed in an Erase Suspend mode，the RY／BY output will be high．
During programming，the RY／BY pin is driven low after the rising edge of the fourth WE pulse．During an erase operation，the RY／BY pin is driven low after the rising edge of the sixth WE pulse．The RY／BY pin should be ignored while RESET is at $\mathrm{V}_{\text {IL }}$ ．Refer to Figure 13 for a detailed timing diagram．

Since this is an open－drain output，several RY／BY pins can be tied together in parallel with a pull－up resis－ tor to $\mathrm{V}_{\mathrm{CC}}$ ．

## RESET：Hardware Reset

The Am29F800 device may be reset by driving the RESET pin to $\mathrm{V}_{\text {IL }}$ ．The RESET pin must be kept low $\left(\mathrm{V}_{\mathrm{IL}}\right)$ for at least 500 ns ．Any operation in progress will be terminated and the internal state machine will be reset to the read mode $20 \mu \mathrm{~s}$ after the RESET pin is driven low．Furthermore，once the RESET pin goes high，the device requires an additional 50 ns before it will allow read access．When the RESET pin is low，the device will be in the standby mode for the duration of the pulse and all the data output pins will be tri－stated． If a hardware reset occurs during a program or erase operation，the data at that particular location will be indeterminate．
The RESET pin may be tied to the system reset input． Therefore，if a system reset occurs during the Embedded Program or Erase Algorithm，the device
will be automatically reset to read mode and this will enable the system＇s microprocessor to read the boot－up firmware from the Flash memory．

## Byte／Word Configuration

The BYTE pin selects the byte（8－bit）mode or word （16 bit）mode for the Am29F800 device．When this pin is driven high，the device operates in the word（16 bit） mode．The data is read and programmed at DQ0－ DQ15．When this pin is driven low，the device operates in byte（ 8 bit）mode．Under this mode，the DQ15／A－1 pin becomes the lowest address bit and DQ8－DQ14 bits are tri－stated．However，the command bus cycle is always an 8－bit operation and hence commands are written at DQ0－DQ7 and the DQ8－DQ15 bits are ignored．Refer to Figures 15 and 16 for the timing diagram．

## Data Protection

The Am29F800 is designed to offer protection against accidental erasure or programming caused by spurious system level signals that may exist during power tran－ sitions．During power up the device automatically re－ sets the internal state machine in the Read mode．Also， with its control register architecture，alteration of the memory contents only occurs after successful comple－ tion of specific multi－bus cycle command sequences．

The device also incorporates several features to pre－ vent inadvertent write cycles resulting from $\mathrm{V}_{\mathrm{Cc}}$ power－up and power－down transitions or system noise．

## Low $\mathrm{V}_{\mathrm{Cc}}$ Write Inhibit

To avoid initiation of a write cycle during $\mathrm{V}_{\mathrm{CC}}$ power－up and power－down，the Am29F800 locks out write cycles for $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\mathrm{LKO}}$（see DC Characteristics section for volt－ ages）．When $\mathrm{V}_{\mathrm{CC}}<\mathrm{V}_{\text {LKO }}$ ，the command register is disabled，all internal program／erase circuits are dis－ abled，and the device resets to the read mode．The Am29F800 ignores all writes until $\mathrm{V}_{\mathrm{CC}}>\mathrm{V}_{\mathrm{LKO}}$ ．The user must ensure that the control pins are in the correct logic state when $\mathrm{V}_{\mathrm{CC}}>\mathrm{V}_{\mathrm{LKO}}$ to prevent unintentional writes．

## Write Pulse＂Glitch＂Protection

Noise pulses of less than 5 ns （typical）on $\overline{\mathrm{OE}}, \overline{\mathrm{CE}}$ ，or WE will not initiate a write cycle．

## Logical Inhibit

Writing is inhibited by holding any one of $\overline{O E}=\mathrm{V}_{\mathrm{IL}}$ ， $\overline{C E}=\mathrm{V}_{\mathrm{IH}}$ ，or $\overline{W E}=\mathrm{V}_{I H}$ ．To initiate a write cycle $\overline{C E}$ and WE must be a logical zero while $\overline{O E}$ is a logical one．

## Power－Up Write Inhibit

Power－up of the device with $\overline{W E}=\overline{C E}=V_{\text {IL }}$ and $\overline{\mathrm{OE}}=\mathrm{V}_{1 H}$ will not accept commands on the rising edge of WE．The internal state machine is automatically reset to the read mode on power－up．

## EMBEDDED ALGORITHMS



Program Command Sequence（Address／Command）：


Figure 1．Embedded Programming Algorithm

## AMDI

## EMBEDDED ALGORITHMS



Chip Erase Command Sequence （Address／Command）：


Individual Sector／Multiple Sector Erase Command Sequence （Address／Command）：


20375C－7

## Note：

1．To insure the command has been accepted，the system software should check the status of DQ3 prior to and following each subsequent sector erase command．If DQ3 were high on the second status check，the command may not have been ac－ cepted．

Figure 2．Embedded Erase Algorithm


## Note：

1．DQ7 is rechecked even if $D Q 5=$＂ 1 ＂because $D Q 7$ may change simultaneously with $D Q 5$ ．
Figure 3．Data Polling Algorithm

## AMD



## Note：

1．DQ6 is rechecked even if DQ5＝＂ 1 ＂because DQ6 may stop toggling at the same time as DQ5 changing to＂ 1 ＂．
Figure 4．Toggle Bit Algorithm


20375C－10
Figure 5．Maximum Negative Overshoot Waveform


20375C－11
Figure 6．Maximum Positive Overshoot Waveform

## ABSOLUTE MAXIMUM RATINGS

Storage Temperature
Plastic Packages ．．．．．．．．．．．．．．． $65^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Ambient Temperature
with Power Applied ．．．．．．．．．．．．．$-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Voltage with Respect to Ground
All pins except A9（Note 1）．．．．．．．．-2.0 V to +7.0 V
$\mathrm{V}_{\text {CC }}$（Note 1）．．．．．．．．．．．．．．．．．．．．． 2.0 V to +7.0 V
A9（Note 2）．．．．．．．．．．．．．．．．．．．．－2．0 V to +13.0 V
Output Short Circuit Current（Note 3）．．．．．．． 200 mA

## Notes：

1．Minimum DC voltage on input or I／O pins is -0.5 V ．During voltage transitions，inputs may overshoot $V_{S S}$ to -2.0 V for periods of up to 20 ns．Maximum DC voltage on input and I／O pins is $V_{C C}+0.5 \mathrm{~V}$ ．During voltage transitions， input and I／O pins may overshoot to $V_{C C}+2.0 \mathrm{~V}$ for periods up to $20 n$ ．
2．Minimum DC input voltage on A9 pin is -0.5 V ．During voltage transitions，A9 may overshoot $V_{S S}$ to -2.0 V for periods of up to 20 ns ．Maximum DC input voltage on $A 9$ is +12.5 V which may overshoot to 14.0 V for periods up to 20 ns．
3．No more than one output shorted to ground at a time．Du－ ration of the short circuit should not be greater than one second．
Stresses above those listed under＂Absolute Maximum Rat－ ings＂may cause permanent damage to the device．This is a stress rating only；functional operation of the device at these or any other conditions above those indicated in the opera－ tional sections of this specification is not implied．Exposure of the device to absolute maximum rating conditions for ex－ tended periods may affect device reliability．

## OPERATING RANGES

## Commercial（C）Devices

Ambient Temperature $\left(T_{A}\right) \ldots \ldots \ldots . .0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$

## Industrial（I）Devices

Ambient Temperature（ $\mathrm{T}_{\mathrm{A}}$ ）$\ldots . . . . . .-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Extended（E）Devices
Ambient Temperature（ $\mathrm{T}_{\mathrm{A}}$ ）$\ldots . . . .-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
$\mathrm{V}_{\mathrm{CC}}$ Supply Voltages
$V_{\text {cc }}$ for Am29F800T／B－70，90，
$120,150 \ldots \ldots \ldots \ldots \ldots . .$.
Operating ranges define those limits between which the func－ tionality of the device is guaranteed．

## DC CHARACTERISTICS

## TTL／NMOS Compatible

| Parameter Symbol | Parameter Description | Test Conditions |  | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{SS}}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{Max}$ |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIt }}$ | A9 Input Load Current | $\mathrm{V}_{C C}=\mathrm{V}_{\mathrm{CC}} \mathrm{Max}, \mathrm{A} 9=13.0 \mathrm{~V}$ |  |  | 35 | $\mu \mathrm{A}$ |
| lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\text {CC }}, \mathrm{V}_{\text {CC }}=\mathrm{V}_{\mathrm{CC}} \mathrm{Max}$ |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $\mathrm{V}_{\mathrm{CC}}$ Active Current（Note 1） | $\overline{C E}=V_{I L}, \overline{O E}=V_{\text {IH }}$ | Byte |  | 40 | mA |
|  |  |  | Word |  | 50 |  |
| $\mathrm{I}_{\mathrm{CC} 2}$ | $\mathrm{V}_{\text {CC }}$ Active Current（Notes 2，3） | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ |  |  | 60 | mA |
| $\mathrm{I}_{\mathrm{CC} 3}$ | $\mathrm{V}_{\text {CC }}$ Standby Current | $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{Max}, \mathrm{CE}=\mathrm{V}_{\mathrm{IH}}, \overline{O E}=\mathrm{V}_{\mathrm{IL}}$ |  |  | 1.0 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | －0．5 | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | 2.0 | $\mathrm{V}_{\mathrm{CC}}+0.5$ | V |
| $\mathrm{V}_{\text {ID }}$ | Voltage for Autoselect and Temporary Sector Unprotect | $\mathrm{V}_{\mathrm{CC}}=5.25$ Volt |  | 10.5 | 13.0 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OL}}=5.8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{Min}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-2.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{Min}$ |  | 2.4 |  | V |
| $\mathrm{V}_{\text {LKO }}$ | Low $\mathrm{V}_{\text {CC }}$ Lock－Out Voltage |  |  | 3.2 | 4.2 | V |

## Notes：

1．The $I_{C C}$ current listed includes both the DC operating current and the frequency dependent component（at 6 MHz ）． The frequency component typically is less than $2 \mathrm{~mA} / \mathrm{MHz}$ ，with $\overline{O E}$ at $V_{I H}$ ．
2．$I_{C C}$ active while Embedded Program or Erase Algorithm is in progress．
3．Not $100 \%$ tested．

AMDa
DC CHARACTERISTICS（Continued）
CMOS Compatible

| Parameter Symbol | Parameter Description | Test Conditions |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Load Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{CC}}, \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{Max}$ |  |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {LIT }}$ | A9 Input Load Current | $\mathrm{V}_{\text {CC }}=\mathrm{V}_{\text {CC }} \mathrm{Max}, \mathrm{A} 9=13.0 \mathrm{~V}$ |  |  |  | 35 | $\mu \mathrm{A}$ |
| ILO | Output Leakage Current | $\begin{aligned} & \mathrm{V}_{\mathrm{OUT}}=\mathrm{V}_{\mathrm{SS}} \text { to } \mathrm{V}_{\mathrm{CC}}, \\ & \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{Max} \end{aligned}$ |  |  |  | $\pm 1.0$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{CC} 1}$ | $\mathrm{V}_{\text {CC }}$ Active Current（Note 1） | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IH}}$ | Byte |  | 20 | 40 | mA |
|  |  |  | Word |  | 28 | 50 |  |
| $\mathrm{I}_{\text {CC2 }}$ | $\mathrm{V}_{\text {CC }}$ Active Current（Notes 2，3） | $\overline{C E}=V_{I L}, \overline{O E}=V_{\text {IH }}$ |  |  | 30 | 50 | mA |
| $\mathrm{I}_{\mathrm{CC} 3}$ | V ${ }_{\text {CC }}$ Standby Current（Note 4） | $\begin{aligned} & \mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{Max}, \\ & \mathrm{CE}=\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V}, \\ & \mathrm{OE}=\mathrm{V}_{\mathrm{IL}}, \operatorname{RESET}=\mathrm{V}_{\mathrm{CC}} \pm 0.3 \mathrm{~V} \end{aligned}$ |  |  | 1 | 5 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  |  | －0．5 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  |  | $0.7 \times \mathrm{V}_{\mathrm{CC}}$ |  | $\mathrm{V}_{\mathrm{CC}}+0.3$ | V |
| $\mathrm{V}_{\text {ID }}$ | Voltage for Autoselect and Temporary Sector Unprotect | $\mathrm{V}_{\mathrm{CC}}=5.25 \mathrm{Volt}$ |  | 10.5 |  | 13.0 | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=5.8 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{Min}$ |  |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH} 1}$ | Output Low Voltage | $\mathrm{I}_{\mathrm{OH}}=-2.5 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}} \mathrm{Min}$ |  | $0.85 \mathrm{~V}_{\mathrm{CC}}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OH} 2}$ |  | $\mathrm{I}_{\mathrm{OH}}=-100 \mu \mathrm{~A}, \mathrm{~V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC}}$ Min |  | $\mathrm{V}_{C C}-0.4$ |  |  | V |
| $\mathrm{V}_{\text {LKO }}$ | Low $\mathrm{V}_{\text {CC }}$ Lock－Out Voltage |  |  | 3.2 |  | 4.2 | V |

## Notes：

1．The $I_{C C}$ current listed includes both the DC operating current and the frequency dependent component（at 6 MHz ）．
The frequency component typically is less than $2 \mathrm{~mA} / \mathrm{MHz}$ ，with $\overline{O E}$ at $V_{I H}$ ．
2．ICC active while Embedded Program or Erase Algorithm is in progress．
3．Not $100 \%$ tested．
4．$I_{C C 3}=20 \mu \mathrm{~A}$ max at extended temperatures（ $>+85^{\circ} \mathrm{C}$ ）

## AMD

PRELIMINARY

## AC CHARACTERISTICS

## Read－only Operations Characteristics

| Parameter Symbols |  | Description | Test Setup |  | Speed Options（Notes 1 and 2） |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JEDEC | Standard |  |  |  | －70 | －90 | －120 | －150 |  |
| $\mathrm{t}_{\text {AVAV }}$ | $\mathrm{t}_{\mathrm{RC}}$ | Read Cycle Time（Note 4） |  | Min | 70 | 90 | 120 | 150 | ns |
| ${ }^{\text {t }}$ AVQV | ${ }^{\text {taCC }}$ | Address to Output Delay | $\begin{aligned} & \overline{C E}=V_{\mathrm{IL}} \\ & \overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}} \end{aligned}$ | Max | 70 | 90 | 120 | 150 | ns |
| telav | $t_{\text {ce }}$ | Chip Enable to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ | Max | 70 | 90 | 120 | 150 | ns |
| $\mathrm{t}_{\text {GLQV }}$ | $\mathrm{t}_{\mathrm{OE}}$ | Output Enable to Output Delay |  | Max | 30 | 35 | 50 | 55 | ns |
| $\mathrm{t}_{\text {EHQZ }}$ | $t_{\text {DF }}$ | Chip Enable to Output High Z（Notes 3，4） |  | Max | 20 | 20 | 30 | 35 | ns |
| $\mathrm{t}_{\mathrm{GHQZ}}$ | $t_{\text {DF }}$ | Output Enable to Output High Z（Notes 3，4） |  | Max | 20 | 20 | 30 | 35 | ns |
| ${ }^{\text {t }}$ AXQX | ${ }^{\text {toH }}$ | Output Hold Time From Addresses，CE， or OE，Whichever Occurs First |  | Min | 0 | 0 | 0 | 0 | ns |
|  | $t_{\text {Ready }}$ | RESET Pin Low to Read Mode（Note 4） |  | Max | 20 | 20 | 20 | 20 | $\mu \mathrm{s}$ |
|  | $\frac{t_{\text {ELFL }}}{\mathrm{t}_{\text {ELFH }}}$ | CE to BYTE Switching Low or High |  | Max | 5 | 5 | 5 | 5 | ns |
|  | $\mathrm{t}_{\text {FLQZ }}$ | BYTE Switching Low to Output High Z <br> （Note 3） |  | Max | 20 | 30 | 30 | 30 | ns |

## Notes：

1．Test Conditions（for－70 only）：
Output Load： 1 TTL gate and 30 pF Input rise and fall times： 5 ns Input pulse levels： 0.0 V to 3.0 V Timing measurement reference level input and output voltage： 1.5 V

2．Test Conditions（for all others）：
Output Load： 1 TTL gate and 100 pF Input rise and fall times： 20 ns Input pulse levels： 0.45 V to 2.4 V Timing measurement reference level，input and output voltages： 0.8 V and 2.0 V

3．Output driver disable time．
4．Not $100 \%$ tested．

## Notes：

For－70：$C_{L}=30 \mathrm{pF}$ including jig capacitance
For all others：$C_{L}=100 \mathrm{pF}$ including jig capacitance
20375C－12
Figure 7．Test Conditions

## AC CHARACTERISTICS

## Write／Erase／Program Operations

| Parameter Symbols |  | Description |  |  | －70 | －90 | －120 | －150 | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| JEDEC | Standard |  |  |  |  |  |  |  |  |
| $t_{\text {AVAV }}$ | $t_{\text {Wc }}$ | Write Cycle Time（Note 2） |  | Min | 70 | 90 | 120 | 150 | ns |
| $\mathrm{t}_{\text {AVWL }}$ | $t_{\text {AS }}$ | Address Setup Time |  | Min | 0 | 0 | 0 | 0 | ns |
| $t_{\text {WLAX }}$ | $t_{\text {AH }}$ | Address Hold Time |  | Min | 45 | 45 | 50 | 50 | ns |
| $\mathrm{t}_{\text {DVWH }}$ | $t_{\text {DS }}$ | Data Setup Time |  | Min | 30 | 45 | 50 | 50 | ns |
| twhDx | $t_{\text {DH }}$ | Data Hold Time |  | Min | 0 | 0 | 0 | 0 | ns |
|  | $\mathrm{t}_{\text {OEH }}$ | Output <br> Enable <br> Hold Time | Read（Note 2） | Min | 0 | 0 | 0 | 0 | ns |
|  |  |  | Toggle and Data Polling（Note 2） | Min | 10 | 10 | 10 | 10 | ns |
| $\mathrm{t}_{\text {GHWL }}$ | $\mathrm{t}_{\text {GHWL }}$ | Read Recover Time Before Write （OE High to WE Low） |  | Min | 0 | 0 | 0 | 0 | ns |
| $t_{\text {ELWL }}$ | $\mathrm{t}_{\mathrm{CS}}$ | CE Setup Time |  | Min | 0 | 0 | 0 | 0 | ns |
| ${ }_{\text {twher }}$ | $\mathrm{t}_{\mathrm{CH}}$ | CE Hold Time |  | Min | 0 | 0 | 0 | 0 | ns |
| ${ }^{\text {t WLWH }}$ | $t_{\text {WP }}$ | Write Pulse Width |  | Min | 35 | 45 | 50 | 50 | ns |
| $\mathrm{t}_{\text {WHWL }}$ | $\mathrm{t}_{\text {WPH }}$ | Write Pulse Width High |  | Min | 20 | 20 | 20 | 20 | ns |
| $\mathrm{t}_{\text {WHWH }}$ | twhWH 1 | Byte Programming Operation |  | Typ | 7 | 7 | 7 | 7 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {WHWH2 }}$ | twhwh2 | Sector Erase Operation（Note 1） |  | Typ | 1 | 1 | 1 | 1 | sec |
|  |  |  |  | Max | 8 | 8 | 8 | 8 | sec |
|  | $t_{\text {vcs }}$ | $\mathrm{V}_{\text {CC }}$ Set Up Time（Note 2） |  | Min | 50 | 50 | 50 | 50 | $\mu \mathrm{s}$ |
|  | $\mathrm{t}_{\mathrm{VIDR}}$ | Rise Time to $\mathrm{V}_{\text {ID }}$ |  | Min | 500 | 500 | 500 | 500 | ns |
|  | $t_{\text {RP }}$ | RESET Pulse Width |  | Min | 500 | 500 | 500 | 500 | ns |
|  | $t_{\text {BUSY }}$ | Program／Erase Valid to RY／BY Delay（Note 2） |  | Min | 30 | 35 | 50 | 55 | ns |
|  | $t_{\text {RSP }}$ | RESET Setup Time for Temporary Sector Unprotect （Notes 2，3） |  | Min | 4 | 4 | 4 | 4 | $\mu \mathrm{S}$ |

## Notes：

1．This does not include the preprogramming time．
2．Not $100 \%$ tested．
3．These timings are for Temporary Sector Unprotect operation．
4．Output Driver Disable Time．

## AMD

## KEY TO SWITCHING WAVEFORMS



## SWITCHING WAVEFORMS



20375C－13
Figure 8．AC Waveforms for Read Operations

AMDa

## SWITCHING WAVEFORMS



## Notes：

1．PA is address of the memory location to be programmed．
2．$P D$ is data to be programmed at byte address．
3．$\overline{D Q 7}$ is the output of the complement of the data written to the device．
4．DOUT is the output of the data written to the device．
5．Figure indicates last two bus cycles of four bus cycle sequence．
6．These waveforms are for the $x 16$ mode．
Figure 9．Program Operation Timings


## Notes：

1．$S A$ is the sector address for Sector Erase．
2．These waveforms are for the $x 16$ mode．
Figure 10．AC Waveforms Chip／Sector Erase Operations

## AMDa

## SWITCHING WAVEFORMS



Note：
＊DQ7＝Valid Data（The device has completed the Embedded operation）．
Figure 11．AC Waveforms for Data Polling During Embedded Algorithm Operations


Note：
＊DQ6 stops toggling（The device has completed the Embedded operation）．

Figure 12．AC Waveforms for Toggle Bit During Embedded Algorithm Operations

## SWITCHING WAVEFORMS



Figure 13． $\mathrm{RY} / \overline{\mathrm{BY}}$ Timing Diagram During Program／Erase Operations


20375C－19
Figure 14．RESET Timing Diagram

## AMDI

## SWITCHING WAVEFORMS



Figure 15．BYTE Timing Diagram for Read Operation


Figure 16．BYTE Timing Diagram for Write Operations


20375C－22

## Notes：

1．All protected sectors unprotected．
2．All previously protected sectors are protected once again．
Figure 17．Temporary Sector Unprotect Algorithm


20375C－23
Figure 18．Temporary Sector Unprotect Timing Diagram

## AMDa

PRELIMINARY

## AC CHARACTERISTICS

## Write／Erase／Program Operations

## Alternate $\overline{\mathbf{C E}}$ Controlled Writes

| Parameter <br> Symbols |  |  |  |  |  |  |  |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: |

## Notes：

1．This does not include the preprogramming time．
2．Not $100 \%$ tested．

## SWITCHING WAVEFORM



## Notes：

1．$P A$ is address of the memory location to be programmed．
2．$P D$ is data to be programmed at byte address．
3．$\overline{D Q 7}$ is the output of the complement of the data written to the device．
4．$D_{\text {OUT }}$ is the output of the data written to the device．
5．Figure indicates last two bus cycles of four bus cycle sequence．
6．These waveforms are for the $\times 16$ mode．

Figure 19．Alternate $\overline{C E}$ Controlled Program Operation Timings

## ERASE AND PROGRAMMING PERFORMANCE

| Parameter | Limits |  |  | Comments |
| :--- | :---: | :---: | :---: | :--- |
|  | Typ（Note 1） | Max（Note 2） |  |  |
| Sector Erase Time | 1.0 | 8 | sec | Excludes 00H programming prior to <br> erasure |
| Chip Erase Time（Note 3） | 19 | 152 | sec |  |
| Byte Programming Time（Note 5） | 7 | 300 | $\mu \mathrm{~s}$ | Excludes system－level overhead（Note 4） |
| Word Programming Time（Note 5） | 14 | 600 | $\mu \mathrm{~s}$ |  |
| Chip Programming Time（Notes 3，5） | 7.2 | 21.6 | sec |  |
| Erase／Program Endurance | $1,000,000$ |  | cycles | Minimum 100，000 cycles guaranteed |

Notes：
1．The typical erase and programming times assume the following conditions： $25^{\circ} \mathrm{C}, 5.0$ volt $V_{C C}, 100,000$ cycles．These conditions do not apply to erase／program endurance．Programming typicals assume checkerboard pattern．
2．The maximum erase and programming times assume the following conditions： $90^{\circ} \mathrm{C}, 4.5$ volt $V_{C C}, 100,000$ cycles．
3．Although Embedded Algorithms allow for longer chip program and erase time，the actual time will be considerably less since bytes program or erase significantly faster than the worst case byte．
4．System－level overhead is defined as the time required to execute the four bus cycle command necessary to program each byte．In the preprogramming step of the Embedded Erase algorithm，all bytes are programmed to 00H before erasure．
5．The Embedded Algorithms allow for 2.5 ms byte program time．$D Q 5=$＂ 1 ＂only after a byte takes the theoretical maximum time to program．A minimal number of bytes may require significantly more programming pulses than the typical byte．The majority of the bytes will program within one or two pulses．This is demonstrated by the Typical and Maximum Programming Times listed above．

## LATCHUP CHARACTERISTICS

|  | Min | Max |
| :--- | :---: | :---: |
| Input Voltage with respect to $\mathrm{V}_{\mathrm{SS}}$ on all I／O pins | -1.0 V | $\mathrm{~V}_{\mathrm{CC}}+1.0 \mathrm{~V}$ |
| $\mathrm{~V}_{\mathrm{CC}}$ Current | -100 mA | +100 mA |

Includes all pins except $V_{C C}$ ．Test conditions：$V_{C C}=5.0 \mathrm{~V}$ ，one pin at a time．

## TSOP PIN CAPACITANCE

| Parameter <br> Symbol | Parameter Description | Test Setup | Typ | Max | Unit |
| :---: | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\mathrm{IN}}=0$ | 6 | 7.5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=0$ | 8.5 | 12 | pF |
| $\mathrm{C}_{\mathbb{I N} 2}$ | Control Pin Capacitance | $\mathrm{V}_{\mathrm{IN}}=0$ | 8 | 10 | pF |

## Notes：

1．Sampled，not $100 \%$ tested．
2．Test conditions $T_{\mathrm{A}}=25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$ ．

## SO PIN CAPACITANCE

| Parameter <br> Symbol | Parameter Description | Test Setup | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I N}}$ | Input Capacitance | $\mathrm{V}_{\mathbb{I N}}=0$ | 6 | 7.5 | pF |
| $\mathrm{C}_{\mathrm{OUT}}$ | Output Capacitance | $\mathrm{V}_{\mathrm{OUT}}=0$ | 8.5 | 12 | pF |
| $\mathrm{C}_{\mathbb{I N} 2}$ | Control Pin Capacitance | $\mathrm{V}_{\mathrm{PP}}=0$ | 8 | 10 | pF |

## Notes：

1．Sampled，not $100 \%$ tested．
2．Test conditions $T_{\mathrm{A}}=25^{\circ} \mathrm{C}, f=1.0 \mathrm{MHz}$ ．

## DATA RETENTION

| Parameter | Test Conditions | Min | Unit |
| :--- | :---: | :---: | :---: |
| Minimum Pattern Data Retention Time | $150^{\circ} \mathrm{C}$ | 10 | Years |
|  | $125^{\circ} \mathrm{C}$ | 20 | Years |

## AMDN

## PHYSICAL DIMENSIONS

## TS 048

## 48－Pin Standard Thin Small Outline Package（measured in millimeters）



## PHYSICAL DIMENSIONS（continued）

## TSR048

## 48－Pin Reversed Thin Small Outline Package（measured in millimeters）



## AMDI

## PHYISICAL DIMENSIONS（continued）

## SO 044

## 44－Pin Small Outline Package（measured in millimeters）



## 查询＂A M 29F800B－70SC＂供应商

## REVISION SUMMARY FOR Am29F800

## Distinctive Characteristics：

High Performance：The fastest speed option available is now 70 ns．
Enhanced power management for standby mode： Changed typical standby current to $1 \mu \mathrm{~A}$ ．

## General Description：

Added 70 ns speed option．
Product Selector Guide：
Added－70 column．

## Pin Configuration：

Added－70 speed option．
Ordering Information，Standard Products：
The－ 70 speed option is now listed in the example．
Valid Combinations：Added combinations for the－70 speed option．

## Table 7，Command Definitions：

Corrected byte addresses for unlock and command cy－ cles from＂2AA＂to＂AAA＂．

In the previous data sheet revision，the addresses for command definitions were shortened from four hexa－ decimal digits to three．The more accurately represents the actual address bits required，A10－A0．The remain－ ing upper address bits are don＇t cares．
The new address is compatible with the previous four－ digit definition of＂AAAA＂；the only difference is that the highest－order hexadecimal digit＂ A ＂is now＂don＇t care＂．

In fact，software programs written using the previous four－digit definitions do not require any changes；they remain completely compatible with the new three－digit definitions．

The addresses for the byte－mode read cycles（fourth cycle）in the autoselect mode are corrected from 01h to 02h for device ID，and from SAX02h to SAX04h for sector protect verification．
Note 5 is clarified．

## Operating Ranges：

$V_{C C}$ Supply Voltages：Added－70 speed option to the list．

## DC Characteristics：

CMOS Compatible：Added column for typical $\mathrm{I}_{\mathrm{CC}}$ spec－ ifications．Revised max $\mathrm{I}_{\mathrm{CC}}$ specifications．

## AC Characteristics：

Read Only Operations Characteristics：Added the－70 column and test conditions．

## Test Conditions，Figure 7：

Changed speed option in first $C_{L}$ statement to -70 ．

## AC Characteristics：

Write／Erase／Program Operations，Alternate $\overline{C E}$ Con－ trolled Writes：Added the－70 column；revised word／ byte programming and sector erase specifications．

## Erase and Programming Performance：

Revised specifications．

## Trademarks

Copyright © 1997 Advanced Micro Devices，Inc．All rights reserved．
AMD，the AMD logo，and combinations thereof，and ExpressFlash are trademarks of Advanced Micro Devices，Inc．
Product names used in this publication are for identification purposes only and may be trademarks of their respective companies．

