#### FAIRCHILD

SEMICONDUCTOR TM

# 74ALVCH162244

## Low Voltage 16-Bit Buffer/Line Driver with Bushold and 26 $\Omega$ Series Resistor in Outputs

#### **General Description**

The ALVCH162244 contains sixteen non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The ALVCH162244 data inputs include active bushold circuitry, eliminating the need for external pull-up resistors to hold unused or floating data inputs at a valid logic level

The 74ALVCH162244 is also designed with  $26\Omega$  series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVCH162244 is designed for low voltage (1.65V to 3.6V)  $V_{CC}$  applications with output capability up to 3.6V.

The 74ALVCH162244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### Features

- 1.65V–3.6V V<sub>CC</sub> supply operation
- 3.6V tolerant control inputs and outputs
- Bushold on data inputs eliminates the need for external pull-up/pull-down resistors

September 2001

Revised September 2001


26Ω series resistors in outputs

■ t<sub>PD</sub>

- 4.2 ns max for 3.0V to 3.6V  $V_{CC}$ 4.9 ns max for 2.3V to 2.7V V<sub>CC</sub>
- 7.6 ns max for 1.65V to 1.95V V<sub>CC</sub>
- Uses patented noise/EMI reduction circuitry
- Latch-up conforms to JEDEC JED78
- ESD performance:
  - Human body model > 2000V Machine model > 200V

#### **Ordering Code:**

Order Number	Package Number	Package Description			
74ALVCH162244T	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide			
Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					



### **Pin Descriptions**

Pin Names	Description
OEn	Output Enable Input (Active LOW)
I <sub>0</sub> -I <sub>15</sub>	Bushold Inputs
O <sub>0</sub> -O <sub>15</sub>	Outputs

© 2001 Fairchild Semiconductor Corporation DS500632

-
4
v
2
2
ဖ
<u> </u>
Т
$\overline{\mathbf{O}}$
~
~
◄
4
N. 1

Connection Diagram							
OF, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,	1 48 2 42 3 44 4 45 5 44 6 42 7 42	7 — I <sub>0</sub> 5 — I <sub>1</sub> 5 — GND 4 — I <sub>2</sub> 3 — I <sub>3</sub>					
$v_{cc} - 0_{4} - 0_{5} - 0_{5} - 0_{6} - 0_{7} - 0_{6} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{7} - 0_{8} - 0_{7} - 0_{8} - 0_{7} - 0_{7} - 0_{8} - 0_{$	8     4       9     40       10     39       11     38       12     35       13     34       14     35	1 - I <sub>4</sub> 0 - I <sub>5</sub> 9 - GND 3 - I <sub>6</sub> 7 - I <sub>7</sub> 5 - I <sub>8</sub> 5 - I <sub>9</sub>					
$\begin{array}{c} {}_{GND} - \\ {}_{O_1} - \\ {}_{O_1} - \\ {}_{O_1} - \\ {}_{O_1 2} - \\ {}_{O_1 3} - \\ {}_{O_1 3} - \\ {}_{O_1 4} - \\ {}_{O_1 5} - \\ {}_{O_{E_4}} - \\ \hline \end{array}$	15 3.   16 3.   17 3.   18 3   19 3.   20 2.   21 2.   22 2.   23 2.   24 2.	$I_{10}$ $I_{11}$ $I_{11}$ $V_{CC}$ $V_{CC}$ $I_{12}$ $I_{13}$ $I_{13}$ $I_{13}$ GND $I_{14}$ $I_{15}$					

#### **Truth Tables** Inputs Outputs OE<sub>1</sub> O<sub>0</sub>-O<sub>3</sub> I<sub>0</sub>–I<sub>3</sub> L L L L Н н н Х z Inputs Outputs OE<sub>2</sub> $I_4 - I_7$ 04-07 L L L Н ı. Н Ζ н Х Outputs Inputs OE<sub>3</sub> 0<sub>8</sub>–0<sub>11</sub> I<sub>8</sub>–I<sub>11</sub> L L L н н L Х z н Outputs Inputs OE₄ $I_{12} - I_{15}$ 0<sub>12</sub>-0<sub>15</sub> L L L н н z н Х


H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial (HIGH or LOW, inputs may not float) Z = High Impedance

#### **Functional Description**

The 74ALVCH162244 contains sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE outputs are controlled by an Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW, the outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

#### Logic Diagram



#### Absolute Maximum Ratings(Note 1)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V <sub>O</sub> ) (Note 2)	–0.5V to V <sub>CC</sub> +0.5V
DC Input Diode Current (IIK)	
V <sub>1</sub> < 0V	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
V <sub>O</sub> < 0V	–50 mA
DC Output Source/Sink Current	
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA
DC $V_{CC}$ or GND Current per	
Supply Pin (I <sub>CC</sub> or GND)	±100 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$

#### 

Note 1: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I<sub>O</sub> Absolute Maximum Rating must be observed.

Note 3: Floating or unused control inputs must be held HIGH or LOW.

Symbol	Parameter	Conditions	V <sub>CC</sub> (V)	Min	Max	Units
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V <sub>CC</sub>		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V <sub>IL</sub>	LOW Level Input Voltage		1.65 - 1.95		0.35 x V <sub>CC</sub>	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V <sub>он</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.65	1.2		
		$I_{OH} = -4 \text{ mA}$	2.3	1.9		
		$I_{OH} = -6 \text{ mA}$	2.3	1.7		V
			3	2.4		
		$I_{OH} = -8 \text{ mA}$	2.7	2		
		$I_{OH} = -12 \text{ mA}$	3.0	2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 3.6		0.2	
		$I_{OL} = 2 \text{ mA}$	1.65		0.45	
		$I_{OL} = 4 \text{ mA}$	2.3		0.4	
		I <sub>OL</sub> = 6 mA	2.3		0.55	V
			3		0.55	
		I <sub>OL</sub> = 8 mA	2.7		0.6	
		I <sub>OL</sub> = 12 mA	3		0.8	
I <sub>ОН</sub>	High Level Output Current		1.65		-2	
			2.3		-6	mA
			2.7		-8	IIIA
			3.0		-12	
l <sub>ol</sub>	Low Level Output Current		1.65		2	
			2.3		6	mA
			2.7		8	illA
			3		12	
I <sub>I</sub>	Input Leakage Current	0 ≤ V <sub>1</sub> ≤ 3.6V	3.6		±5.0	μA

### **DC Electrical Characteristics**

Symbol	Parameter	Conditions	v <sub>cc</sub> (V)	Min	Max	Unit
I <sub>I(HOLD)</sub>	Bushold Input Minimum	$V_{IN} = 0.58V$	1.65	25		
	Drive Hold Current	$V_{IN} = 1.07V$	1.65	-25		
		$V_{IN} = 0.7V$	2.3	45		
		$V_{IN} = 1.7V$	2.3	-45		μA
		$V_{IN} = 0.8V$	3.0	75		
		$V_{IN} = 2.0V$	3.0	-75		
		$0 < V_O \le 3.6V$	3.6		±500	
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μΑ
I <sub>CC</sub>	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μA
Δl <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μA

## **AC Electrical Characteristics**

	Parameter	$T_A = -40^{\circ}$ C to $+85^{\circ}$ C, $R_L = 500\Omega$								
Symbol		C <sub>L</sub> = 50 pF				C <sub>L</sub> = 30 pF			Units	
Gymbol		$V_{CC}=3.3V\pm0.3V$		$V_{CC} = 2.7V$		$V_{CC} = \textbf{2.5V} \pm \textbf{0.2V}$		$V_{CC}=1.8V\pm0.15V$		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.0	4.2		4.7	1.0	4.9	1.5	7.6	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.0	5.6		6.7	1.0	6.8	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.0	5.5		5.7	1.0	6.3	1.5	7.2	ns

## Capacitance

Symbol	Parameter		Conditions	<b>T</b> <sub>A</sub> =	$T_A = +25^{\circ}C$		
	Parameter		Conditions	V <sub>CC</sub>	Typical	Units	
CIN	Input Capacitance	Control	$V_I = 0V \text{ or } V_{CC}$	3.3	3	pF	
		Data	$V_I = 0V \text{ or } V_{CC}$	3.3	6	рг	
C <sub>OUT</sub>	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF	
C <sub>PD</sub> Power Dissipation Capacitance		Outputs Enabled	$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	19		
				2.5	16	pF	
		Outputs Disabled	f = 10 MHz, C <sub>L</sub> = 50 pF	3.3	5	pi	
				2.5	4		

