



# 3-A Step-Down Regulator with Integrated Switcher

Check for Samples: TPS53311

#### **FEATURES**

www.ti.com

- TI Proprietary Integrated MOSFET and **Packaging Technology**
- **Continuous 3-A Output Current**
- **Supports All MLCC Output Capacitor**
- Supports Skip Mode for Light Load Control
- Optimized Efficiency at Light and Heavy Loads
- **Voltage Mode Control**
- **Supports Master-Slave Interleaved Operation**
- Synchronization up to ±20% of Nominal Frequency
- Conversion Voltage Range Between 2.9 V and
- **Soft-Stop Output Discharge During Disable**
- Adjustable Output Voltage Ranging Between 0.6 V and 0.84 V  $\times$  V<sub>IN</sub>
- Overcurrent, Overvoltage and Over-Temperature Protection
- Small 3 × 3, 16-Pin QFN Package
- **Open-Drain Power Good Indication**
- **Internal Boot Strap Switch**
- Low  $R_{DS(on)}$ , 24 m $\Omega$  with 3.3-V Input and 19-m $\Omega$ with 5-V Input

#### LOW VOLTAGE APPLICATIONS

- 5-V Step-down Rail
- 3.3-V Step-down Rail

# DESCRIPTION


TPS53311 is a fully integrated synchronous buck regulator using the TI's proprietary SmoothPMW™ voltage mode control. It is designed for 3.3-V and 5-V step-downs where system size is at a premium, and where performance and optimized component lists are mandatory.

SLUSA41 -JUNE 2010

The TPS53311 features a 1.1-MHz switching frequency, SKIP mode operation support, pre-bias startup, internal softstart, output soft discharge, internal VBST switch, power good, EN/input UVLO, overvoltage, undervoltage overcurrent, over-temperature protections and all ceramic output capacitor support. It supports supply voltage from 2.9 V to 3.5 V and conversion voltage from 2.9 V to 6.0 V, and output voltage is adjustable from 0.6 V to  $0.84 \text{ V} \times \text{V}_{IN}$ .

The TPS53311 is available in the 3 mm × 3 mm 16-pin QFN package (Green RoHs compliant and Pb free) with TI proprietary Integrated MOSFET and packaging technology and operates between -40°C and 85°C.

#### TYPICAL APPLICATION CIRCUIT



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. SmoothPMW is a trademark of Texas Instruments.

df.dzsc.com





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE ORDERABLE DEVICE NUMBER		PINS	OUTPUT SUPPLY	MINIMUM QUANTITY	ECO PLAN
−40°C to	Plastic QFN	TPS53311RGTR	16	Tape and reel	3000	Cross (DollC and no Db/Dr)
85°C	(RGT)	TPS53311RGTT	16	Mini reel	250	Green (RoHS and no Pb/Br)

# **ABSOLUTE MAXIMUM RATINGS**(1)

over operating free-air temperature range (unless otherwise noted)

				VALUE	UNIT
			ı	IIN MAX	
	VIN, EN		_	0.3 7	
land to the second	VBST		-	0.3 17	.,
Input voltage range	VBST(with respec	t to SW)	-	0.3 7	V
	FB, PS, VDD		_	0.3 3.7	
	sw	DC	_	0.3 7	
	300	Pulse < 20ns, E= 5μJ		-3 10	
Output voltage range	PGD			0.3 7	V
	COMP, SYNC			0.3 3.7	
	PGND		_	0.3 0.3	
Floatroatatia Diagharga	Human Body Model (HBM)			2000	V
Electrostatic Discharge	Charged Device Model (CDM)			500	
Ambient temperature	T <sub>A</sub>			-40 85	°C
Storage temperature	T <sub>stg</sub>		-	-55 150	°C
Junction temperature	$T_J$		-	-40 150	°C
Lead temperature 1,6 m	m (1/16 inch) from	case for 10 seconds		300	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### RECOMMENDED OPERATING CONDITIONS

			VALUE				
		MIN	NOM	MAX	UNIT		
	VIN	2.9		6			
	VDD	2.9	3.3	3.5			
lament evaltama manana	VBST	-0.1		13.5	.,		
Input voltage range	VBST(with respect to SW)	-0.1		6	V		
	EN	-0.1		6			
	FB, PS	-0.1		3.5			
	SW	-1		6.5			
Otmtalta a.aa.a.a.	PGD	-0.1		6			
Output voltage range	COMP, SYNC	-0.1		3.5	V		
	PGND	-0.1		0.1			
Junction temperature range,	$\Gamma_{ m J}$	-40		125	°C		

Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated





<u>₩豐梅•₱₽\$53311"供应商</u>

SLUSA41 -JUNE 2010

# **PACKAGE DISSIPATION RATINGS**

PACKAGE	THERMAL IMPEDANCE, JUNCTION TO THERMAL PAD	THERMAL IMPEDANCE, JUNCTION TO CASE	THERMAL IMPEDANCE, JUNCTION TO AMBIENT
16-Pin Plastic QFN (RGT)	5°C/W	16°C/W	40°C/W



# **ELECTRICAL CHARACTERISTICS**

over recommended free-air temperature range,  $V_{IN}$  = 3.3 V,  $V_{VDD}$  = 3.3 V, PGND = GND (Unless otherwise noted).

VINSION   VIN Shutdown current   EN = 'LO'   2.8		PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
VINSION   VIN Shutdown current   EN = 'LO'   2.8	SUPPLY: VO	LTAGE, CURRENTS, and UVLO				<u> </u>	
Vivilion   Vinitor   Vi	V <sub>IN</sub>	VIN supply voltage	Nominal input voltage range	2.9		6.0	V
Volucionys         VIN UVLO hysteresis         VIN UVLO Hysteresis         130         mV           Mob         Internal circuitry supply voltage         Nominal 3.3-V input voltage range         2.9         3.3         3.5         V           bobs         Standby current         EN = "LO"         5         µA           bb         Standby current         EN = "HI", no switching         2.2         3.5         mA           VDDUVLO WS         3.3V UVLO hysteresis         75         mV           VOLTAGE FEEDBACK LOOP: VREF AND ERROR AMPLIFIER         mV         mV         WEF         Internal precision reference voltage         0.6         V           VOLTAGE FEEDBACK LOOP: VREF AND ERROR AMPLIFIER         VREF         Internal precision reference voltage         0.6         V           VOLTAGE FEEDBACK LOOP: VREF AND ERROR AMPLIFIER         VREF Tolerance         0°C ≤ T <sub>A</sub> ≤ 85°C         −1%         1%           VORDWITH         VREF Tolerance         0°C ≤ T <sub>A</sub> ≤ 85°C         −1.25%         1.25%           UGBW <sup>(1)</sup> Unity gain bandwidth         14         MHz           Ao_1 <sup>(1)</sup> Opp ain         80         dB           Feanta Y         Fill proper talk and sourcing current         5         √y           SR <sup>(1)</sup> Siew	I <sub>VINSDN</sub>	VIN shutdown current	EN = 'LO'			3	μΑ
Volucionys         VIN UVLO hysteresis         VIN UVLO Hysteresis         130         mV           Mob         Internal circuitry supply voltage         Nominal 3.3-V input voltage range         2.9         3.3         3.5         V           bobs         Standby current         EN = "LO"         5         µA           bb         Standby current         EN = "HI", no switching         2.2         3.5         mA           VDDUVLO WS         3.3V UVLO hysteresis         75         mV           VOLTAGE FEEDBACK LOOP: VREF AND ERROR AMPLIFIER         mV         mV         WEF         Internal precision reference voltage         0.6         V           VOLTAGE FEEDBACK LOOP: VREF AND ERROR AMPLIFIER         VREF         Internal precision reference voltage         0.6         V           VOLTAGE FEEDBACK LOOP: VREF AND ERROR AMPLIFIER         VREF Tolerance         0°C ≤ T <sub>A</sub> ≤ 85°C         −1%         1%           VORDWITH         VREF Tolerance         0°C ≤ T <sub>A</sub> ≤ 85°C         −1.25%         1.25%           UGBW <sup>(1)</sup> Unity gain bandwidth         14         MHz           Ao_1 <sup>(1)</sup> Opp ain         80         dB           Feanta Y         Fill proper talk and sourcing current         5         √y           SR <sup>(1)</sup> Siew	V <sub>UVLO</sub>	VIN UVLO threshold	Ramp up; EN = 'HI'		2.8		V
Vo		VIN UVLO hysteresis	VIN UVLO Hysteresis		130		mV
Standby current   EN = 'HI', no switching   2.2   3.5   mA	$V_{DD}$	Internal circuitry supply voltage	Nominal 3.3-V input voltage range	2.9	3.3	3.5	V
ModuvLo   3.3V UVLO threshold   Ramp up; EN = 'HI'   2.8	I <sub>DDSDN</sub>	VDD shut down current	EN = 'LO'			5	μA
VDDUVLOHYS         3.3V UVLO hysteresis         75         mV           VOLTAGE FEEDBACK LOOP: VREF AND ERROR AMPLIFIER         VREF         Internal precision reference voltage         0.6         V           TOLV_REF         VREF Tolerance         —6°C ≤ T <sub>A</sub> ≤ 85°C         —1%         1%           UGBW(1)         Unity gain bandwidth         14         MHZ           Aou <sup>(1)</sup> Open loop gain         80         MBZ           IEBINT         FB input leakage current         Sourced from FB pin         30         nA           IEAMAX (1)         Quity tisriking and sourcing current         CCOMP = 20 pF         5         V/µs           SR(1)         Siew rate         5         V/µs         OV/µs           OCP: OVER CURRENT AND ZERO CROSSING         When I <sub>QUT</sub> exceeds this threshold for 4 consecutive cycles. V <sub>N=3</sub> .3 V, V <sub>QUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C         4.2         4.5         4.8         A           OCPI         One time overcurrent latch off on the lower FET         Immediately shut down when sensed current reach this value. V <sub>N=3</sub> 3 V, V <sub>QUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C         4.8         5.1         5.5         A           VZXDFF(1)         Zero crossing comparator internal offset         PGND – SW, SKIP mode         -4.5         -3.0         -1.5         mV	I <sub>DD</sub>	Standby current	EN = 'HI', no switching		2.2	3.5	mA
VDDUVLOHYS         3.3V UVLO hysteresis         75         mV           VOLTAGE FEEDBACK LOOP: VREF AND ERROR AMPLIFIER         VREF         Internal precision reference voltage         0.6         V           TOLV_REF         VREF Tolerance         —6°C ≤ T <sub>A</sub> ≤ 85°C         —1%         1%           UGBW(1)         Unity gain bandwidth         14         MHZ           Aou <sup>(1)</sup> Open loop gain         80         MBZ           IEBINT         FB input leakage current         Sourced from FB pin         30         nA           IEAMAX (1)         Quity tisriking and sourcing current         CCOMP = 20 pF         5         V/µs           SR(1)         Siew rate         5         V/µs         OV/µs           OCP: OVER CURRENT AND ZERO CROSSING         When I <sub>QUT</sub> exceeds this threshold for 4 consecutive cycles. V <sub>N=3</sub> .3 V, V <sub>QUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C         4.2         4.5         4.8         A           OCPI         One time overcurrent latch off on the lower FET         Immediately shut down when sensed current reach this value. V <sub>N=3</sub> 3 V, V <sub>QUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C         4.8         5.1         5.5         A           VZXDFF(1)         Zero crossing comparator internal offset         PGND – SW, SKIP mode         -4.5         -3.0         -1.5         mV	V <sub>DDUVLO</sub>	3.3V UVLO threshold	Ramp up; EN ='HI'		2.8		V
$\begin{array}{c} V_{NREF} & VREF & \text{Internal precision reference voltage} \\ VOLV_{TOLV_{REF}} & VREF Tolerance \\ & 0^{\circ}C \leq T_{A} \leq 85^{\circ}C \\ & -40^{\circ}C \leq T_{A} \leq 85^{\circ}C \\ & -1.25\% \\ & 1.25\% \\ &$	V <sub>DDUVLOHYS</sub>	3.3V UVLO hysteresis			75		mV
$ \begin{array}{c} \text{TOLV}_{\text{REF}} \\ \text{VREF Tolerance} \\ \end{array} \begin{array}{c} 0^{\circ}\text{C s T}_{\text{A}} \leq 85^{\circ}\text{C} \\ -40^{\circ}\text{C s T}_{\text{A}} \leq 85^{\circ}\text{C} \\ \end{array} \begin{array}{c} -1\% \\ -1.25\% \\ \end{array} \begin{array}{c} 1.25\% \\ \end{array} \\ \end{array} \\ \text{UGBW}^{(1)} \\ \text{Unity gain bandwidth} \\ \text{AO_L}^{(1)} \\ \text{Open loop gain} \\ \text{FB input leakage current} \\ \text{Sourced from FB pin} \\ \end{array} \begin{array}{c} 80 \\ \text{80} \\ \end{array} \begin{array}{c} \text{dB} \\ \text{BB} \\ \end{array} \\ \text{FB input leakage current} \\ \text{Output sinking and sourcing} \\ \text{current} \\ \text{CCOMP} = 20 \text{ pF} \\ \end{array} \begin{array}{c} 5 \\ \text{mA} \\ \end{array} \\ \text{SR}^{(1)} \\ \text{Slew rate} \\ \end{array} \begin{array}{c} \text{Output sinking and sourcing} \\ \text{current limit on upper FET} \\ \text{OCPL} \\ \end{array} \begin{array}{c} \text{Over current limit on upper FET} \\ \text{OCPL} \\ \end{array} \begin{array}{c} \text{When } I_{\text{OUT}} \text{ exceeds this threshold for 4} \\ \text{consecutive cycles. } V_{\text{N}=3.3} V, \\ V_{\text{OUT}=1.5} V \text{ with } 1-\mu \text{ inductor, } T_{\text{A}} = 25^{\circ}\text{C} \\ \end{array} \begin{array}{c} 4.8 \\ \text{5.1} \\ \text{5.5} \\ \end{array} \begin{array}{c} 4.8 \\ \text{A} \\ \end{array} \\ \end{array} \\ \text{OCPH} \\ \end{array} \begin{array}{c} \text{One time overcurrent latch off} \\ \text{on the lower FET} \\ \end{array} \begin{array}{c} \text{Immediately shut down when sensed current} \\ \text{reach this value. } V_{\text{N}=3.3} V, \\ V_{\text{OUT}=1.5} V \text{ with } 1-\mu \text{ inductor, } T_{\text{A}} = 25^{\circ}\text{C} \\ \end{array} \begin{array}{c} 4.8 \\ \text{5.1} \\ \text{5.5} \\ \end{array} \begin{array}{c} 5.5 \\ \text{A} \\ \end{array} \\ \text{PROTECTION: OVP, UVP, PGD, AND INTERNAL THERMAL SHUTDOWN} \\ \\ \text{Vovp} \\ \begin{array}{c} \text{Overvoltage protection} \\ \text{threshold voltage} \\ \text{Measured at FB wrt. VREF} \\ \text{Measured at FB wrt. VREF} \\ \text{80\%} \\ \text{83\%} \\ \text{86\%} \\ \\ \text{VPGDL} \\ \text{PGD low threshold} \\ \text{Measured at FB wrt. VREF} \\ \text{80\%} \\ \text{83\%} \\ \text{86\%} \\ \\ \text{VNMININPG} \\ \text{Minimum Vin voltage for valid} \\ \text{Measured at V}_{\text{N} \text{ with } 1-\text{mA} (\text{or } 2\text{-mA}) \sin k \\ \text{current on PGD pin at start up} \\ \text{114\%} \\ \text{117\%} \\ \text{120\%} \\ \text{V}_{\text{THSD}^{(1)}} \\ \text{Thermal shutdown} \\ \text{Latch off controller, attempt soft-stop} \\ \text{130} \\ \text{140} \\ \text{150} \\ \text{150} \\ \text{150} \\ \text{C}_{\text{C}} \\ $	VOLTAGE FE	EDBACK LOOP: VREF AND ER	ROR AMPLIFIER			+	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{VREF}$	VREF	Internal precision reference voltage		0.6		V
A0°C ≤ T <sub>A</sub> ≤ 85°C		\\D== = .	0°C ≤ T <sub>A</sub> ≤ 85°C	-1%		1%	
ADL (1) Open loop gain Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current Sourced from FB pin 30 nA  FEINT FB input leakage current FB in put leakage Sourced FB wt. VINPS Sourced FB in put leakage Sourced FB wt. VREF Sourced	IOLV <sub>REF</sub>	VREF Tolerance	-40°C ≤ T <sub>A</sub> ≤ 85°C	-1.25%		1.25%	
FBINT   FB input leakage current   Sourced from FB pin   30 nA     Indicates   Panal Pa	UGBW <sup>(1)</sup>	Unity gain bandwidth		14			MHz
Comparison   Com	A <sub>OL</sub> <sup>(1)</sup>	Open loop gain		80			dB
EAMAX*** current CCOMP = 20 PF  SR(1) Slew rate  COMP: OVER CURRENT AND ZERO CROSSING  OCP: OVER CURRENT AND ZERO CROSSING  OCPL  Overcurrent limit on upper FET  OCPH  One time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower FET  OCPH  ONE time overcurrent latch off on the lower of the lower FET  OCPH  ONE time overcurrent latch off on the lower overcurrent reach this value. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =3.3 V, V <sub>OUT</sub> =3.5 °C  A. 8  A. 9  A. 9  A. 8  A. 9  A. 8  A. 9  A. 9  A. 8  A. 9  A. 9  A. 8  A. 9  A. 8  A. 9  A. 9  A. 8  A. 9  A. 9  A. 8  A. 9  A. 8  A. 9  A. 9  A. 8  A. 9  A. 9  A. 8  A. 9  A. 8  A. 9  A. 9  A. 8  A. 9  A. 9  A. 8  A. 9  A. 8  A. 9  A. 9  A. 8  A. 9  A. 9  A. 9  A. 9  A. 8  A. 9  A. 9  A. 9  A. 9  A. 9  A. 8  A. 9  A. 8  A. 9  A. 8  A. 9  A. 8  A. 9  A. 8  A. 9	I <sub>FBINT</sub>	FB input leakage current	Sourced from FB pin			30	nA
OCP: OVER CURRENT AND ZERO CROSSING  OCPL Overcurrent limit on upper FET OCPH One time overcurrent latch off on the lower FET  OCPH ORD ONE time overcurrent latch off on the lower FET  VZXOFF  ONE time overcurrent latch off on the lower FET  VZXOFF  ONE time overcurrent latch off on the lower FET  VZXOFF  ONE time overcurrent latch off on the lower FET  VZXOFF  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower FET  ONE time overcurrent latch off on the lower Sep C  ONE time overcurrent latch off on the lower Sep C  ONE time overcurrent latch off on the lower Sep C  ONE time overcurrent latch off on the lower Sep C  ONE time overcurrent latch off overcurrent on PGD pin at start up  ONE time overcurrent latch off on the lower Sep C  ONE time overcurrent latch off on the lower Sep C  ONE time overcurrent latch off on the lower Sep C  ONE time overcurrent latch off on the lower Sep C  ONE time overcurrent latch off on the lower Sep C  ONE time overcurrent latch off on the lower Sep C  ONE time overcurrent latch off on the lower Sep C  ONE time overcurrent latch off on the lower Sep C  ONE time overcurent latch off on the lower Sep C  ONE time overcurent latch off on the lower Sep C  ONE time overcurent latch off on the lower Sep C  ONE time overcurent	I <sub>EAMAX</sub> <sup>(1)</sup>		C <sub>COMP</sub> = 20 pF		5		mA
When I <sub>OUT</sub> exceeds this threshold for 4 consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C  One time overcurrent latch off on the lower FET  One time overcurrent latch off on the lower FET  One time overcurrent latch off on the lower FET  One time overcurrent latch off on the lower FET  Immediately shut down when sensed current reach this value. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C  VZXOFF  PGND – SW, SKIP mode  PROTECTION: OVP, UVP, PGD, AND INTERNAL THERMAL SHUTDOWN  Vovp  Overvoltage protection threshold voltage  Vuvp  Undervoltage protection threshold voltage  Vuvp  Undervoltage protection threshold voltage  Vergoble  PGD low threshold  Measured at FB wrt. VREF  80%  83%  86%  VPGDU  PGD upper threshold  Measured at FB wrt. VREF  114%  117%  120%  Measured at FB wrt. VREF  VPGDU  PGD upper threshold  Measured at FB wrt. VREF  Negous  Measured at FB wrt. VREF  114%  117%  120%  VINMINPG  Minimum Vin voltage for valid PGD at start up.  Measured at V <sub>IN</sub> with 1-mA (or 2-mA) sink current on PGD pin at start up  THSD(1)  Thermal shutdown  Latch off controller, attempt soft-stop  130  140  150  C	SR <sup>(1)</sup>	Slew rate			5		V/µs
Overcurrent limit on upper FET consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive cycles. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-µH inductor, T <sub>A</sub> = 25°C consecutive current problem. The positive current latent problem. The positive current latent latent latent problem. The positive current latent	OCP: OVER (	CURRENT AND ZERO CROSSIN	G				
OCPHOne time overcurrent latch of on the lower FETreach this value. V <sub>IN</sub> =3.3 V, V <sub>OUT</sub> =1.5 V with 1-μH inductor, T <sub>A</sub> = 25°C4.85.15.5AVZXOFF(1)Zero crossing comparator internal offsetPGND – SW, SKIP mode-4.5-3.0-1.5mVPROTECTION: OVP, UVP, PGD, AND INTERNAL THERMAL SHUTDOWNVOVPOvervoltage protection threshold voltageMeasured at FB wrt. VREF114%117%120%VUVPUndervoltage protection threshold voltageMeasured at FB wrt. VREF80%83%86%VPGDLPGD low thresholdMeasured at FB wrt. VREF80%83%86%VPGDUPGD upper thresholdMeasured at FB wrt. VREF.114%117%120%VINMINPGMinimum Vin voltage for valid PGD at start up.Measured at V <sub>IN</sub> with 1-mA (or 2-mA) sink current on PGD pin at start up1VTHSD(1)Thermal shutdownLatch off controller, attempt soft-stop130140150°C	I <sub>OCPL</sub>	Overcurrent limit on upper FET	consecutive cycles. V <sub>IN</sub> =3.3 V,	4.2	4.5	4.8	Α
PROTECTION: OVP, UVP, PGD, AND INTERNAL THERMAL SHUTDOWN  VovP Overvoltage protection threshold voltage	I <sub>OCPH</sub>		reach this value. V <sub>IN</sub> =3.3 V,	4.8	5.1	5.5	Α
VOVP       Overvoltage protection threshold voltage       Measured at FB wrt. VREF       114%       117%       120%         VUVP       Undervoltage protection threshold voltage       Measured at FB wrt. VREF       80%       83%       86%         VPGDL       PGD low threshold       Measured at FB wrt. VREF       80%       83%       86%         VPGDU       PGD upper threshold       Measured at FB wrt. VREF.       114%       117%       120%         VINMINPG       Minimum Vin voltage for valid PGD at start up.       Measured at VIN with 1-mA (or 2-mA) sink current on PGD pin at start up       1       V         THSD(1)       Thermal shutdown       Latch off controller, attempt soft-stop       130       140       150       °C	V <sub>ZXOFF</sub> <sup>(1)</sup>		PGND – SW, SKIP mode	-4.5	-3.0	-1.5	mV
threshold voltage  VuvP threshold voltage  VuvP Undervoltage protection threshold voltage  Very PGDL PGD low threshold Measured at FB wrt. VREF  Neg PGD low threshold Measured at FB wrt. VREF  Neg PGD upper threshold Measured at FB wrt. VREF  Neg PGD upper threshold Measured at FB wrt. VREF  Neg PGD upper threshold Measured at FB wrt. VREF  Ninimum Vin voltage for valid PGD at start up.  Neg PGD upper threshold upper threshold upper threshold upper threshold upper threshold upper threshold upper thres	PROTECTION	I: OVP, UVP, PGD, AND INTERN	AL THERMAL SHUTDOWN				
threshold voltage  VPGDL  PGD low threshold  Measured at FB wrt. VREF  80%  83%  86%  WPGDL  PGD low threshold  Measured at FB wrt. VREF  80%  83%  86%  Measured at FB wrt. VREF  114%  117%  120%  Minimum Vin voltage for valid PGD at start up.  THSD <sup>(1)</sup> Thermal shutdown  Measured at V <sub>IN</sub> with 1-mA (or 2-mA) sink current on PGD pin at start up  1  V  Thermal shutdown  Measured at V <sub>IN</sub> with 1-mA (or 2-mA) sink current on PGD pin at start up  1  V  Company Thermal shutdown  1  Company Thermal shutdown	V <sub>OVP</sub>		Measured at FB wrt. VREF	114%	117%	120%	
VPGDU     PGD upper threshold     Measured at FB wrt. VREF.     114%     117%     120%       VINMINPG     Minimum Vin voltage for valid PGD at start up.     Measured at V <sub>IN</sub> with 1-mA (or 2-mA) sink current on PGD pin at start up     1     V       THSD <sup>(1)</sup> Thermal shutdown     Latch off controller, attempt soft-stop     130     140     150     °C	V <sub>UVP</sub>		Measured at FB wrt. VREF	80%	83%	86%	
Minimum Vin voltage for valid PGD at start up.  Measured at V <sub>IN</sub> with 1-mA (or 2-mA) sink current on PGD pin at start up  THSD <sup>(1)</sup> Thermal shutdown  Measured at V <sub>IN</sub> with 1-mA (or 2-mA) sink current on PGD pin at start up  1  V	$V_{PGDL}$	PGD low threshold	Measured at FB wrt. VREF	80%	83%	86%	
Minimum Vin voltage for valid PGD at start up.  Measured at V <sub>IN</sub> with 1-mA (or 2-mA) sink current on PGD pin at start up  THSD <sup>(1)</sup> Thermal shutdown  Measured at V <sub>IN</sub> with 1-mA (or 2-mA) sink current on PGD pin at start up  1  V	V <sub>PGDU</sub>	PGD upper threshold	Measured at FB wrt. VREF.	114%	117%	120%	
	V <sub>INMINPG</sub>				1		V
THSD <sub>HYS</sub> <sup>(1)</sup> Thermal Shutdown hysteresis Controller restarts after temperature has dropped 40 °C	THSD <sup>(1)</sup>	Thermal shutdown	Latch off controller, attempt soft-stop	130	140	150	°C
	THSD <sub>HYS</sub> <sup>(1)</sup>	Thermal Shutdown hysteresis	Controller restarts after temperature has dropped		40		°C

<sup>(1)</sup> Ensured by design. Not production tested.

<u>₩豐梅**P**PS53311"供应商</u>


# **ELECTRICAL CHARACTERISTICS (continued)**

over recommended free-air temperature range,  $V_{IN} = 3.3 \text{ V}$ ,  $V_{VDD} = 3.3 \text{ V}$ , PGND = GND (Unless otherwise noted).

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
LOGIC PINS:	I/O VOLTAGE AND CURRENT					
$V_{PGPD}$	PGD pull down voltage	Pull-down voltage with 4-mA sink current		0.2	0.4	V
I <sub>PGLK</sub>	PGD leakage current	Hi-Z leakage current, apply 3.3-V in off state	-2	0	2	μΑ
R <sub>ENPU</sub>	Enable pull up resistor			1.35		ΜΩ
V <sub>ENH</sub>	EN logic high threshold		1.10	1.18	1.30	V
V <sub>ENHYS</sub>	EN hysteresis			0.18	0.24	V
		Level 1 to level 2 <sup>(2)</sup>		0.12		
		Level 2 to level 3		0.4		
PS <sub>THS</sub>	PS mode threshold voltage	Level 3 to level 4		0.8		V
		Level 4 to level 5		1.4		
		Level 5 to level 6		2.2		
I <sub>PS</sub>	PS source	10-μA pull-up current when enabled.	8	10	12	μA
f <sub>SYNCSL</sub>	Slave SYNC frequency range	Versus nominal switching frequency	-20%		20%	
PW <sub>SYNC</sub>	SYNC low pulse width			110		ns
I <sub>SYNC</sub>	SYNC pin sink current			10		μA
V <sub>SYNCTHS</sub> (3)	SYNC threshold	Falling edge		1.0		V
V <sub>SYNCHYS</sub> <sup>(3)</sup>	SYNC hysteresis	5 5		0.5		V
	P: VOLTAGE AND LEAKAGE CU	JRRENT				
I <sub>VBSTLK</sub>	VBST leakage current	V <sub>IN</sub> = 3.3V, V <sub>VBST</sub> = 6.6 V, T <sub>A</sub> = 25°C			1	μA
	FREQUENCY, RAMP, ON-TIME					•
t <sub>SS_1</sub>	Delay after EN asserting	EN = 'HI', master or HEF mode		0.2		ms
t <sub>SS_2</sub>	Delay after EN asserting	EN = 'HI', slave waiting time		0.5		ms
t <sub>SS 3</sub>	Soft-start ramp-up time	Rising from $V_{SS} = 0 \text{ V}$ to $V_{SS} = 0.6 \text{ V}$		0.4		ms
t <sub>PGDENDLY</sub>	PGD startup delay time	Rising from $V_{SS} = 0 \text{ V to } V_{SS} = 0.6 \text{ V},$ from $V_{SS}$ reaching 0.6 V to $V_{PGD}$ going high		0.4		ms
t <sub>OVPDLY</sub>	Overvoltage protection delay time	Time from FB out of +20% of VREF to OVP fault	1.0	1.7	2.5	μs
t <sub>UVPDLY</sub>	Undervoltage protection delay time	Time from FB out of -20% of VREF to UVP fault		11		μs
f <sub>SW</sub>	Switching frequency control	Forced CCM mode	0.99	1.1	1.21	MHz
-	Ramp amplitude (3)	2.9 V < V <sub>IN</sub> < 6.0 V		V <sub>IN</sub> /4		V
		FCCM mode or DE mode		100	140	
t <sub>MIN(off)</sub>	Minimum OFF time	HEF mode		175	250	ns
	Maximum duty cycle, FCCM mode and DE mode		84%	89%		
D <sub>MAX</sub>	Maximum duty cycle, HEF mode	- f <sub>SW</sub> = 1.1 MHz, 0°C ≤ T <sub>A</sub> ≤ 85°C	75%	81%		
R <sub>SFTSTP</sub>	Soft-discharge transistor resistance	V <sub>EN</sub> = Low, V <sub>IN</sub> = 3.3 V, V <sub>OUT</sub> = 0.5 V		60		Ω

<sup>(2)</sup> See PS pin description for levels.(3) Ensured by design. Not production tested.






# **PIN FUNCTIONS**

PI	N	I/O <sup>(1)</sup>	DESCRIPTION					
NAME	NO.							
AGND	11	G	Device analog ground terminal.					
COMP	9	0	Error amplifier compensation terminal. Type III compensation method is recommended for stability.					
EN	1	1	Enable. Internally pulled up to VDD with a 1.35-M $\Omega$ resistor.					
FB	10	1	Voltage feedback. Use for OVP, UVP and PGD determination.					
PGD	3	0	Power good output flag. Open drain output. Pull up to an external rail via a resistor.					
PGND	15	Р	IC power GND terminal.					
PGND 16		F	5 power Gro terminal.					
PS	8	I	Mode configuration pin (with 10 $\mu$ A current): Connecting to ground: Forced CCM slave Pulled high or floating (internal pulled high): Forced CCM master Connect with 24.3 k $\Omega$ to GND: DE slave Connect with 57.6 k $\Omega$ to GND: HEF mode Connect with 105 k $\Omega$ to GND: reserved mode Connect with 174 k $\Omega$ to GND: DE master.					
SYNC	2	В	Synchronization signal for input interleaving. Master SYNC pin sends out 180° out-of-phase signal to slave SYNC. SYNC frequency must be within ±20% of slave nominal frequency.					
	5							
SW	6	В	Output inductor connection to integrated power devices.					
	7							
VBST	4	Р	Supply input for high-side MOSFET (bootstrap terminal). Connect capacitor from this pin to SW terminal.					
VDD	12	Р	Input bias supply for analog functions.					
VIN	13	Р	Cate driver cumply and power conversion voltage					
VIIN	14		Gate driver supply and power conversion voltage.					

(1) I – Input; B – Bidirectional; O – Output; G – Ground; P – Supply (or Ground)



#### **FUNCTIONAL BLOCK DIAGRAM**



# TEXAS INSTRUMENTS

#### TYPICAL CHARACTERISTICS

Inductor IN06142 (1  $\mu$ H, 5.4 m $\Omega$ ) is used.




Figure 1. Efficiency vs. Output Current, Skip Mode,  $V_{IN} = 3.3 \text{ V}$ 




Figure 3. Efficiency vs. Output Current, Skip Mode,  $V_{IN} = 5$ 




Figure 2. Efficiency vs. Output Current, FCCM,  $V_{\text{IN}}$  = 3.3 V




Figure 4. Efficiency vs. Output Current, FCCM,  $V_{\rm IN}$  = 5 V



# **TYPICAL CHARACTERISTICS (continued)**

Inductor IN06142 (1  $\mu H,\, 5.4 \; m\Omega)$  is used.




Figure 5. Feedback Voltage vs. Ambient Temperature




Figure 7. Frequency vs. Output Current at  $V_{\rm IN}$  = 3.3 V




Figure 6. Output Voltage Change vs. Output Current




Figure 8. Frequency vs. Output Current at  $V_{\rm IN}$  = 5.0 V



# **TYPICAL CHARACTERISTICS (continued)**

Inductor IN06142 (1  $\mu$ H, 5.4 m $\Omega$ ) is used.




Figure 9. Normal Start Up Waveform




Figure 11. Soft-Stop Waveform




Figure 10. Pre-Bias Start Up Waveform




Figure 12. Safe Operating Area



#### APPLICATION INFORMATION

#### APPLICATION CIRCUIT DIAGRAM




Figure 13. Typical 3.3-V input Application Circuit Diagram

#### **OVERVIEW**

The TPS53311 is a high-efficiency switching regulator with two integrated N-channel MOSFETs and is capable of delivering up to 3 A of load current. The TPS53311 provides output voltage between 0.6 V and 0.84  $\times$  V<sub>IN</sub> from 2.9 V to 6.0 V wide input voltage range.

This device employs five operation modes to fit various application needs. The *master/slave* mode enables a two-phase interleaved operation to reduce input ripple. The *skip* mode operation provides reduced power loss and increases the efficiency at light load. The unique, patented PWM modulator enables smooth light load to heavy load transition while maintaining fast load transient.

#### **OPERATION MODE**

The TPS53311 offers five operation modes determined by the PS pin connections listed in Table 1.

**AUTO-SKIP AT LIGHT LOAD** MASTER/SLAVE SUPPORT **PS PIN CONNECTION OPERATION MODE GND FCCM Slave** Slave  $\sqrt{}$  $24.3 \text{ k}\Omega$  to GND **DE Slave** Slave 57.6  $k\Omega$  to GND **HEF Mode**  $\sqrt{}$  $\sqrt{}$  $174 \text{ k}\Omega$  to GND DE Master Master Floating or pulled to VDD **FCCM Master** Master

Table 1. Operation Mode Selection

In forced continuous conduction mode (FCCM), the high-side FET is ON during the on-time and the low-side FET is ON during the off-time. The switching is synchronized to the internal clock thus the switching frequency is fixed.

In *diode emulation* mode (DE), the high-side FET is ON during the on-time and low-side FET is ON during the off-time until the inductor current reaches zero. An internal zero-crossing comparator detects the zero crossing of inductor current from positive to negative. When the inductor current reaches zero, the comparator sends a signal to the logic control and turns off the low-side FET.



When the load is increased, the inductor current is always positive and the zero-crossing comparator does not send a zero-crossing signal. The converter enters into *continuous conduction mode* (CCM) when no zero-crossing is detected for two consecutive PWM pulses. The switching synchronizes to the internal clock and the switching frequency is fixed.

In *high-efficiency* mode (HEF), the operation is the same as diode emulation mode at light load. However, the converter does not synchronize to the internal clock during CCM. Instead, the PWM modulator determines the switching frequency.

#### LIGHT LOAD OPERATION

In skip modes (DE and HEF) when the load current is less than one-half of the inductor peak current, the inductor current becomes negative by the end of off-time. During light load operation, the low-side MOSFET is turned off when the inductor current reaches zero. The energy delivered to the load per switching cycle is increased compared to the normal PWM mode operation and the switching frequency is reduced. The switching loss is reduced, thereby improving efficiency.

In both DE and HEF mode, the switching frequency is reduced in discontinuous conduction mode (DCM). When the load current is 0 A, the minimum switching frequency is reached. The difference between  $V_{VBST}$  and  $V_{SW}$  must be maintained at a value higher than 2.4 V.

#### FORCED CONTINUOUS CONDUCTION MODE

When the PS pin is grounded or greater than 2.2 V, the TPS53311 is operating in *forced continuous conduction mode* in both light-load and heavy-load conditions. In this mode, the switching frequency remains constant over the entire load range, making it suitable for applications that need tight control of switching frequency at a cost of lower efficiency at light load.

#### **SOFT START**

The soft-start function reduces the inrush current during the start up sequence. A slow-rising reference voltage is generated by the soft-start circuitry and sent to the input of the error amplifier. When the soft-start ramp voltage is less than 600 mV, the error amplifier uses this ramp voltage as the reference. When the ramp voltage reaches 600 mV, the error amplifier switches to a fixed 600-mV reference. The typical soft-start time is 400 µs.

#### **POWER GOOD**

The TPS53311 monitors the voltage on the FB pin. If the FB voltage is between 83% and 117% of the reference voltage, the power good signal remains high. If the FB voltage falls outside of these limits, the internal open drain output pulls the power good pin (PGD) low.

During start-up, the power good signal is delayed for 400 µs after the FB voltage falls to within the power good limits. There is also 10-µs delay during the shut down sequence.

# **UNDERVOLTAGE LOCKOUT (UVLO) FUNCTION**

The TPS53311 provides undervoltage lockout (UVLO) protection for both power input ( $V_{IN}$ ) and bias input (VDD) voltage. If either of them is lower than the UVLO threshold voltage minus the hysteresis, the device shuts off. When the voltage rises above the threshold voltage, the device restarts. The typical UVLO rising threshold is 2.8 V for both  $V_{IN}$  and  $V_{VDD}$ . A hysteresis voltage of 130 mV for  $V_{IN}$  and 75 mV for  $V_{VDD}$  is also provided to prevent alitch.

#### **OVERCURRENT PROTECTION**

The TPS53311 continuously monitors the current flowing through the high-side and the low-side MOSFETs. If the current through the high-side FET exceeds 4.5 A, the high-side FET turns off and the low-side FET turns on. An overcurrent (OC) counter starts to increment each occurrence of an overcurrent event. The converter shuts down immediately when the OC counter reaches four. The OC counter resets if the detected current is less 4.5 A after an OC event.

2 Submit Documentation Feedback



**₩變物P**PS53311"供应商

Another set of overcurrent circuitry monitors the current flowing through low-side FET. If the current through the low-side FET exceeds 5.1 A, the overcurrent protection is enabled and immediately turns off both the high-side and the low-side FETs. The device is fully protected against overcurrent during both on-time and off-time. This protection is latched. Please refer to the TPS53310 data sheet (SLUSA68) for information on hiccup overcurrent protection.

#### **OVERVOLTAGE PROTECTION**

The TPS53311 monitors the voltage divided feedback voltage to detect overvoltage and undervoltage conditions. When the feedback voltage is greater than 117% of the reference, the high-side MOSFET turns off and the low-side MOSFET turns on. The output voltage then drops until it reaches the undervoltage threshold. At that point the low-side MOSFET turns off and the device enters a high-impedance state.

#### **UNDERVOLTAGE PROTECTION**

When the feedback voltage is lower than 83% of the reference voltage, the undervoltage protection timer starts. If the feedback voltage remains lower than the undervoltage threshold voltage after 10 μs, the device turns off both the high-side and the low-side MOSFETs and goes into a high-impedance state. This protection is latched.

#### OVERTEMPERATURE PROTECTION

The TPS53311 continuously monitors the die temperature. If the die temperature exceeds the threshold value (140°C typical), the device shuts off. When the device temperature falls to 40°C below the overtemperature threshold, it restarts and returns to normal operation.

#### **OUTPUT DISCHARGE**

When the enable pin is low, the TPS53311 discharges the output capacitors through an internal MOSFET switch between SW and PGND while high-side and low-side MOSFETs remain off. The typical discharge switch-on resistance is 60  $\Omega$ . This function is disabled when  $V_{IN}$  is less than 1 V.

#### MASTER/SLAVE OPERATION AND SYNCHRONIZATION

Two TPS53311 can operate interleaved when configured as master/slave. The SYNC pins of the two devices are connected together for synchronization. In CCM, the master device sends the 180° out-of-phase pulse to the slave device through the SYNC pin, which determines the leading edge of the PWM pulse. If the slave device does not receive the SYNC pulse from the master device or if the SYNC connection is broken during operation, the slave device continues to operate using its own internal clock.

The SYNC pin of the slave device can also connect to external clock source within ±20% of the 1.1-MHz switching frequency. The falling edge of the SYNC triggers the rising edge of the PWM signal.

Product Folder Link(s): TPS53311



#### **EXTERNAL COMPONENTS SELECTION**

#### 1. DETERMINE THE VALUE OF R1 AND R2

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in Figure 13. R1 is connected between the FB pin and the output, and R2 is connected between the FB pin and GND. The recommended value for R1 is from 1 k $\Omega$  to 5 k $\Omega$ . Determine R2 using equation in Equation 1.

$$R2 = \frac{0.6}{V_{OUT} - 0.6} \times R1 \tag{1}$$

#### 2. CHOOSE THE INDUCTOR

The inductance value should be determined to give the ripple current of approximately 20% to 40% of maximum output current. The inductor ripple current is determined by Equation 2:

$$I_{L(ripple)} = \frac{1}{L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(2)

The inductor also needs to have low DCR to achieve good efficiency, as well as enough room above peak inductor current before saturation.

# 3. CHOOSE THE OUTPUT CAPACITOR(S)

The output capacitor selection is determined by output ripple and transient requirement. When operating in CCM, the output ripple has three components:

$$V_{RIPPLE} = V_{RIPPLE(C)} + V_{RIPPLE(ESR)} + V_{RIPPLE(ESL)}$$
(3)

$$V_{RIPPLE(C)} = \frac{I_{L(ripple)}}{8 \times C_{OUT} \times f_{SW}}$$
(4)

$$V_{RIPPLE(ESR)} = I_{L(ripple)} \times ESR$$
(5)

$$V_{RIPPLE(ESL)} = \frac{V_{IN} \times ESL}{L}$$
(6)

When ceramic output capacitors are used, the ESL component is usually negligible. In the case when multiple output capacitors are used, ESR and ESL should be the equivalent of ESR and ESL of all the output capacitor in parallel.

When operating in DCM, the output ripple is dominated by the component determined by capacitance. It also varies with load current and can be expressed as shown in Equation 7.

$$V_{RIPPLE(DCM)} = \frac{\left(\alpha \times I_{L(ripple)} - I_{OUT}\right)^{2}}{2 \times C_{OUT} \times f_{SW} \times I_{L(ripple)}}$$

where

α is the DCM on-time coefficient and can be expressed in Equation 8 (typical value 1.25)

$$\alpha = \frac{t_{ON(DCM)}}{t_{ON(CCM)}} \tag{8}$$




Figure 14. DCM V<sub>OUT</sub> Ripple Calculation

#### 4. CHOOSE THE INPUT CAPACITOR

The selection of input capacitor should be determined by the ripple current requirement. The ripple current generated by the converter needs to be absorbed by the input capacitors as well as the input source. The RMS ripple current from the converter can be expressed in Equation 9.

$$I_{IN\left(ripple\right)} = I_{OUT} \times \sqrt{D \times \left(1 - D\right)}$$

where

$$D = \frac{V_{OUT}}{V_{IN}} \tag{10}$$

To minimize the ripple current drawn from the input source, sufficient input decoupling capacitors should be placed close to the device. The ceramic capacitor is recommended because it provides low ESR and low ESL. The input voltage ripple can be calculated as shown in Equation 11 when the total input capacitance is determined.

$$V_{IN(ripple)} = \frac{I_{OUT} \times D}{f_{SW} \times C_{IN}}$$
(11)

#### 5. COMPENSATION DESIGN

The TPS53311 uses voltage mode control. To effectively compensate the power stage and ensure fast transient response, Type III compensation is typically used.

The control to output transfer function can be described in Equation 12.

$$G_{CO} = 4 \times \frac{1 + s \times C_{OUT} \times ESR}{1 + s \times \left(\frac{L}{DCR + R_{LOAD}} + C_{OUT} \times (ESR + DCR)\right) + s^2 \times L \times C_{OUT}}$$
(12)

The output L-C filter introduces a double pole which can be calculated as shown in Equation 13.

$$f_{\rm DP} = \frac{1}{2 \times \pi \times \sqrt{L \times C_{\rm OUT}}} \tag{13}$$

The ESR zero can be calculated as shown in Equation 14.

Submit Documentation Feedback



$$f_{\mathsf{ESR}} = \frac{1}{2 \times \pi \times \mathsf{ESR} \times \mathsf{C}_{\mathsf{OUT}}} \tag{14}$$

Figure 15 and Figure 16 show the configuration of Type III compensation and typical pole and zero locations. Equation 16 through Equation 20 describe the compensator transfer function and poles and zeros of the Type III network.




Figure 15. Type III Compensation Network Configuration Schematic

Figure 16. Type III Compensation Gain Plot and Zero/Pole Placement

$$G_{EA} = \frac{\left(1 + s \times C_{1} \times (R_{1} + R_{3})\right)\left(1 + s \times R_{4} \times C_{2}\right)}{\left(s \times R_{1} \times (C_{2} + C_{3})\right) \times \left(1 + s \times C_{1} \times R_{3}\right) \times \left(1 + s \times R_{4} \frac{C_{2} \times C_{3}}{C_{2} + C_{3}}\right)}$$
(15)

$$f_{Z1} = \frac{1}{2 \times \pi \times R_4 \times C_2} \tag{16}$$

$$f_{Z2} = \frac{1}{2 \times \pi \times (\mathsf{R}_1 + \mathsf{R}_3) \times \mathsf{C}_1} \cong \frac{1}{2 \times \pi \times \mathsf{R}_1 \times \mathsf{C}_1} \tag{17}$$

$$f_{\rm P1} = 0 \tag{18}$$

$$f_{P2} = \frac{1}{2 \times \pi \times R_3 \times C_1} \tag{19}$$

$$f_{P3} = \frac{1}{2 \times \pi \times R_4 \times \left(\frac{C_2 \times C_3}{C_2 + C_3}\right)} \cong \frac{1}{2 \times \pi \times R_4 \times C_3}$$
(20)

The two zeros can be placed near the double pole frequency to cancel the response from the double pole. One pole can be used to cancel ESR zero, and the other non-zero pole can be placed at half switching frequency to attenuate the high frequency noise and switching ripple. Suitable values can be selected to achieve a compromise between high phase margin and fast response. A phase margin higher than 45 degrees is required for stable operation.

For DCM operation, a C3 between 56 pF and 150 pF is recommended for output capacitance between 20  $\mu$ F to 200  $\mu$ F.

Figure 17 shows the master/slave configuration schematic for a design with a 3.3-V input.




Figure 17. Master/Slave Configuration Schematic



#### LAYOUT CONSIDERATIONS

Good layout is essential for stable power supply operation. Follow these guidelines for a clean PCB layout:

- Separate the power ground and analog ground planes. Connect them together at one location.
- Use four vias to connect the thermal pad to power ground.
- Place VIN and VDD decoupling capacitors as close to the device as possible.
- Use wide traces for V<sub>IN</sub>, V<sub>OUT</sub>, PGND and SW. These nodes carry high current and also serve as heat sinks.
- Place feedback and compensation components as close to the device as possible.
- Keep analog signals (FB, COMP) away from noisy signals (SW, SYNC, VBST).
- Refer to TPS53311 evaluation module for a layout example.



#### PACKA

#### **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/ Ball Finish	MSL Pe
TPS53311RGTR	ACTIVE	QFN	RGT	16	3000	Green (RoHS & no Sb/Br)	Call TI	Level-2-260
TPS53311RGTT	ACTIVE	QFN	RGT	16	250	Green (RoHS & no Sb/Br)	Call TI	Level-2-260

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate in continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical at TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu



查询"JPS53311"供应商

20-Jul-2010

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




# \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS53311RGTR	QFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS53311RGTT	QFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

**查询"JPS53311"供应商** 

20-Jul-2010




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS53311RGTR	QFN	RGT	16	3000	346.0	346.0	29.0
TPS53311RGTT	QFN	RGT	16	250	190.5	212.7	31.8

# RGT (S-PVQFN-N16)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-leads (QFN) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance.

See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

E. Falls within JEDEC MO-220.



# RGT (S-PVQFN-N16)


# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206349-7/0 11/10

NOTE: A. All linear dimensions are in millimeters



# 查询"TPS53311"供应商

#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	<u>dsp.ti.com</u>	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps