

P-channel silicon field-effect transistors

**J174; J175;
 J176; J177**

DESCRIPTION

Silicon symmetrical p-channel junction FETs in a plastic TO-92 envelope and intended for application with analog switches, choppers, commutators etc.

A special feature is the interchangeability of the drain and source connections.

PINNING

- 1 = source
- 2 = gate
- 3 = drain

Note: Drain and source are interchangeable.




Fig.1 Simplified outline and symbol, TO-92.

QUICK REFERENCE DATA

Drain-source voltage	$\pm V_{DS}$	max.	30	V			
Gate-source voltage	V_{GSO}	max.	30	V			
Gate current	$-I_G$	max.	50	mA			
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}$	P_{tot}	max.	400	mW			
			J174	J175	J176	J177	
Drain current							
$-V_{DS} = 15\text{ V}; V_{GS} = 0$	$-I_{DSS}$	min.	20	7	2	1.5	mA
		max.	135	70	35	20	mA
Drain-source ON-resistance							
$-V_{DS} = 0.1\text{ V}; V_{GS} = 0$	$R_{DS\ on}$	max.	85	125	250	300	Ω

P-channel silicon field-effect transistors

J174; J175;
 J176; J177

RATINGS

Limiting values in accordance with the Absolute Maximum System (IEC 134)

Drain-source voltage	$\pm V_{DS}$	max.	30	V
Gate-source voltage	V_{GSO}	max.	30	V
Gate-drain voltage	V_{GDO}	max.	30	V
Gate current (DC)	$-I_G$	max.	50	mA
Total power dissipation up to $T_{amb} = 50\text{ }^\circ\text{C}$	P_{tot}	max.	400	mW
Storage temperature range	T_{stg}		-65 to +150	$^\circ\text{C}$
Junction temperature	T_j	max.	150	$^\circ\text{C}$

THERMAL RESISTANCE

From junction to ambient in free air	$R_{th\ j-a}$	=	250	K/W
--------------------------------------	---------------	---	-----	-----

STATIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

			J174	J175	J176	J177
Gate cut-off current $V_{GS} = 20\text{ V}; V_{DS} = 0$	I_{GSS}	max.	1	1	1	1 nA
Drain cut-off current $-V_{DS} = 15\text{ V}; V_{GS} = 10\text{ V}$	$-I_{DSX}$	max.	1	1	1	1 nA
Drain current $-V_{DS} = 15\text{ V}; V_{GS} = 10\text{ V}$	$-I_{DSS}$	min.	20	7	2	1.5 mA
		max.	135	70	35	20 mA
Gate-source breakdown voltage $I_G = 1\text{ }\mu\text{A}; V_{DS} = 0$	$V_{(BR)GSS}$	min.	30	30	30	30 V
Gate-source cut-off voltage $-I_D = 10\text{ nA}; V_{DS} = -15\text{ V}$	$V_{GS\ off}$	min.	5	3	1	0.8 V
		max.	10	6	4	2.25 V
Drain-source ON-resistance $-V_{DS} = 0.1\text{ V}; V_{GS} = 0$	R_{DSon}	max.	85	125	250	300 Ω

P-channel silicon field-effect transistors

J174; J175;
 J176; J177

DYNAMIC CHARACTERISTICS

$T_j = 25\text{ }^\circ\text{C}$ unless otherwise specified

Input capacitance, $f = 1\text{ MHz}$

$V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$

$V_{GS} = V_{DS} = 0$

Feedback capacitance, $f = 1\text{ MHz}$

$V_{GS} = 10\text{ V}; V_{DS} = 0\text{ V}$

Switching times (see Fig.2 + 3)

Delay time

Rise time

Turn-on time



Storage time

Fall time

Turn-off time

Test conditions:

C_{is}	typ.	8			pF		
C_{is}	typ.	30			pF		
C_{rs}	typ.	4			pF		
			J174	J175	J176	J177	
Delay time	t_d	typ.	2	5	15	20	ns
Rise time	t_r	typ.	5	10	20	25	ns
Turn-on time	t_{on}	typ.	7	15	35	45	ns
Storage time	t_s	typ.	5	10	15	20	ns
Fall time	t_f	typ.	10	20	20	25	ns
Turn-off time	t_{off}	typ.	15	30	35	45	ns
$-V_{DD}$			10	6	6	6	V
$V_{GS\ off}$			12	8	6	3	V
R_L			560	1200	2000	2900	Ω
$V_{GS\ on}$			0	0	0	0	V



P-channel silicon field-effect transistors

J174; J175;
 J176; J177

PACKAGE OUTLINE

Plastic single-ended leaded (through hole) package; 3 leads

SOT54

