								F	REVISI	ONS										
LT <mark>查询"</mark> !	5962-	9862°	101Q	FA"供	核应利	ESCF	RIPTION	١					DA	TE (YI	R-MO-E	DA)		APPR	OVED	
EIU(EIU)	9902-	9002	ioiQ	ra 1	<u> </u>	BESCH		N .						ATE (Y)	₹-MO-L	JA)		APPR	OVED	
REV						<u> </u>						l .								
SHEET																				
REV																				
SHEET	15	16	17	18	19															
REV STATUS				REV	,															
OF SHEETS				SHE	EΤ		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/A				PRE	PAREC) BY Joseph	A. Kerb	у			DE	EFEN				ENTER COLUMBUS				
MICRO	STANDARD MICROCIRCUIT DRAWING CHECKED BY Charles F. Saffle, Jr.				5															
THIS DRAWIN FOR US DEPAF AND AGEN	SE BY A	ALL TS		APP	APPROVED BY Monica L. Poelking			DEFENSE SUPPLY CENTER COLUMBUS												
DEPARTMEN	T OF E	DEFEN					2-21	ATE					U 31	LIUC	9 10 11 12 13 1 Y CENTER COLUMBUS US, OHIO 43216 IGITAL, ADVANCED LOCK GENERATOR, DN 5962-98621					
AMS	SC N/A			REVI	SION	LEVEL				l		CA				59	962-	986	21	
000 F0DM 0000										SHE	ΕT		1	OF	19					


DSCC FORM 2233 APR 97

<u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E057-99

1. SCOPE

- 1.查验5062h8662Midd To Product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.
 - 1.2 PIN. The PIN is as shown in the following example:



- 1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.
 - 1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACT3301	Crystal Clock Generator

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class

Device requirements documentation

М

Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535,

appendix A

Q or V

Certification and qualification to MIL-PRF-38535

1.2.4 <u>Case outline(s)</u>. The case outline(s) are as designated in MIL-STD-1835 and as follows:

Outline letter	Descriptive designator	<u>Terminals</u>	Package style
F	GDFP2-F16 or CDFP3-F16	16	Flat pack

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

SIZE A		5962-98621
	REVISION LEVEL	SHEET 2

1.3 Absolute maximum ratings. 1/2/3/ 查询"5962-9862101QFA"供应商

-0.5 V dc to +7.0 V dc
-0.5 V dc to +7.0 V dc
-0.5 V dc to $V_{\rm CC}$ + 0.5 V dc
±9 mA
±20 mA
±70 mA
500 mW
-65°C to +150°C
+300°C
See MIL-STD-1835
+175°C <u>4</u> /

1.4 Recommended operating conditions. 2/3/

Supply voltage range (V _{CC})	+4.5 V dc to +5.5 V dc
Input voltage range (V _{IN})	+0.0 V dc to +5.5 V dc
Output voltage range (V _{OUT})	+0.0 V dc to V _{CC} V dc
Maximum low level input voltage (V _{IL1}) (OEH, OEL)	0.8 V dc
Minimum high level input voltage (V _{IH1}) (OEH, OEL)	2.0 V dc
Maximum low level input voltage (V _{IL2}) (DIVA)	30% V _{CC}
Minimum high level input voltage (V _{IH2}) (DIVA)	70% V _{CC}
Maximum low level input voltage (V _{IL3}) (OSC_DR, DIVB)	10% V _{CC}
One-half input voltage level (V _{1/2}) (OSC_DR, DIVB)	50% V _{CC}
Minimum high level input voltage (V _{IH3}) (OSC_DR, DIVB)	90% V _{CC}
Maximum high level output current (I _{OH})	48 m A
Maximum low level output current (I _{OL})	
Case operating temperature range (T _C)	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98621
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 3

Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.

^{2/} Unless otherwise noted, all voltages are referenced to GND.

The limits for the parameters specified herein shall apply over the full specified V_{CC} range and case temperature range of -55°C to +125°C.

^{4/} Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

2. APPLICABLE DOCUMENTS

2.查诺罗50666086666016066 's描述描述, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Method Standard Microcircuits.

MIL-STD-973 - Configuration Management.

MIL-STD-1835 - Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's).

MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Non-Government publications</u>. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of the documents which are DOD adopted are those listed in the issue of the DODISS cited in the solicitation. Unless otherwise specified, the issues of documents not listed in the DODISS are the issues of the documents cited in the solicitation.

ELECTRONIC INDUSTRIES ASSOCIATION (EIA)

JEDEC Standard No. 20 - Standardized for Description of 54/74ACXXXX and 54/74ACTXXXX Advanced High-Speed CMOS Devices.

(Applications for copies should be addressed to the Electronics Industries Association, 2001 Eye Street, NW, Washington, DC 20006.)

(Non-Government standards and other publications are normally available from the organizations that prepare or distribute the documents. These documents may also be available in or through libraries or other informational services.)

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A

FREVISION LEVEL
SHEET
4

3. REQUIREMENTS

- 3.查询与262ir986210105Addinaffer requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.
- 3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.
 - 3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 herein.
 - 3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.
 - 3.2.3 Truth table. The truth table shall be as specified on figure 2.
 - 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
 - 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.
 - 3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as specified when available.
- 3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.
- 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.
- 3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.
- 3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.
- 3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.
- 3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.
- 3.8 <u>Notification of change for device class M.</u> For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98621
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 5

- 3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available 5000 and the law wer.
- 3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 39 (see MIL-PRF-38535, appendix A).

4. QUALITY ASSURANCE PROVISIONS

- 4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.
- 4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.
 - 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.
- 4.3 <u>Qualification inspection for device classes Q and V.</u> Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98621
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 6

		Table I. Electrical performan	ce characte	ristics.				
查问。\$98021 MIL-STD-883 test method 1/	SVAEAN"	<mark>供应商</mark> Test conditions <u>2</u> / -55°C ≤ T _C ≤ +125°C +4.5 V ≤ V _{CC} ≤ +5.5 V	Device type and	V _{CC}	Group A subgroups	Limi	its <u>3</u> /	Unit
tost motilod <u>i</u> /		unless otherwise specified	Device class			Min	Max	1
Minimum high level input voltage	V _{IH1}		All All	4.5 V	1, 2, 3	2.0		V
(OEH, OEL)	<u>4</u> /		All All	5.5 V	1, 2, 3	2.0		1
Maximum low level input voltage	V _{IL1}		All All	4.5 V	1, 2, 3		0.8	V
(OEH, OEL)	4/		All All	5.5 V	1, 2, 3		0.8	
Minimum high level input voltage	V _{IH2}		All All	4.5 V 5.5 V	1, 2, 3	3.15		V
(DIVA) Maximum low level	4/ V _{IL2}		All All	4.5 V	1, 2, 3 1, 2, 3	3.85	1.35	V
input voltage (DIVA)	4/		All	5.5 V	1, 2, 3		1.65	↓
Minimum high level	V _{IH3}		All	4.5 V	1, 2, 3	4.05	1.00	v
input voltage (DIVB, OSC_DR)	<u>4</u> /		All	5.5 V	1, 2, 3	4.95		
Maximum low level	V _{IL3}		All All	4.5 V	1, 2, 3		0.45	V
input voltage (DIVB, OSC_DR)	<u>4</u> /		All	5.5 V	1, 2, 3		0.55	-
Minimum ½ level input voltage	V _{1/2}		All All	4.5 V	1, 2, 3	1.8		V
(DIVB, OSC_DR)	<u>4</u> /		All All	5.5 V	1, 2, 3	2.2		1
Maximum ½ level input voltage	V _{1/2}		All All	4.5 V	1, 2, 3		2.7	V
(DIVB, OSC_DR)	<u>4</u> /		All All	5.5 V	1, 2, 3		3.3	
High level output voltage (OUT)	V _{OH1}	$\frac{\text{OEH}}{\text{OEL}} = \text{V}_{\text{IH1}}, \text{DIVA} = \text{V}_{\text{IH2}}, \\ \text{OEL} = \text{GND}, \text{DIVB} = \text{V}_{\text{IH3}} \text{or} \text{V}_{1/2}$	All All	4.5 V	1, 2, 3	4.4		V
3006		Ι _{ΟΗ} = -50 μΑ	All All	5.5 V	1, 2, 3	5.4		
		OEH, DIVA, DIVB = V _{CC} , OEL = GND	All All	4.5 V	1, 2, 3	3.76		
		I _{OH} = -48 mA	All All	5.5 V	1, 2, 3	4.76		
			All All	5.5 V	1, 2, 3	3.85		

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98621
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 7

		Table I. Electrical per	formance char	acteristics	- Continu	ed.				
查询"5962d98621 MIL-STD-883 test method 1/	STABOA'	<mark>供应商</mark> Test conditio -55°C ≤ T _C ≤ 4 +4.5 V ≤ V _{CC} ≤	-125°C	Device type and	V _{CC}	Group A subgroups	Lim	Limits <u>3</u> / U		
<u>.</u> .		unless otherwise		Device class			Min	Max	-	
High level output voltage, low drive	V _{OH2}	OSC_IN, OSC_DR = I _{OH} = -150 μA	OSC_IN, OSC_DR = 0.0 V			1, 2, 3	3.46		V	
(OSC_OUT) 3006				All All	5.5 V	1, 2, 3	4.46			
High level output voltage, medium	V _{OH3}	OSC_IN = 0.0 V OSC_DR = V _{CC}		All All	4.5 V	1, 2, 3	3.46		٧	
drive (OSC_OUT) 3006		I _{OH} = -600 μA		All All	5.5 V	1, 2, 3	4.46			
High level output voltage, high drive	V _{OH4}	OSC_IN = 0.0 V I _{OH} = -1.0 mA	OSC_DR = 2.25 V	All All	4.5 V	1, 2, 3	3.46		\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
(OSC_OUT) 3006			OSC_DR = 2.75 V	All All	5.5 V	1, 2, 3	4.46			
Low level output voltage (OUT)	V _{OL1}	$OEH = V_{CC}$, DIVA = V OEL = V_{IL1} , DIVB = V		All All	4.5 V	1, 2, 3		0.1	V	
3007		$I_{OL} = 50 \mu A$	(2)	All All	5.5 V	1, 2, 3		0.1		
		OEH = V _{CC} , DIVA, DI' OEL = GND	VB = GND,	All All	4.5 V	1, 2, 3		0.44		
		I _{OL} = 48 mA	(D. OND	All All	5.5 V	1, 2, 3		0.44	V	
		$OEH = V_{CC}$, DIVA, DIVOEL = GND $I_{OL} = 75 \text{ mA}$	VB = GND,	All All	5.5 V	1, 2, 3		1.65		
Low level output voltage, low drive	V _{OL2}	OSC_IN = V _{CC} OSC_DR = 0.0 V		All All	4.5 V	1, 2, 3		0.74	V	
(OSC_OUT) 3007		I _{OL} = 150 μA		All All	5.5 V	1, 2, 3		0.74		
Low level output voltage, medium	V _{OL3}	OSC_IN, OSC_DR = I _{OL} = 600 μA	V _{CC}	All All	4.5 V	1, 2, 3		0.74	V	
drive (OSC_OUT) 3007				All All	5.5 V	1, 2, 3		0.74		
Low level output voltage, high drive	V _{OL4}	OSC_IN = V _{CC} I _{OL} = 1.0 mA	OSC_DR = 2.25 V	All All	4.5 V	1, 2, 3		0.74	\ \	
(OSC_OUT) 3007			OSC_DR = 2.75 V	All All	5.5 V	1, 2, 3		0.74	<u> </u>	
Positive input clamp voltage 3022	V _{IC+}	For input under test, I	_{IN} = 9.0 mA	All All	4.5 V	1, 2, 3		5.7	V	
Negative input clamp voltage 3022	V _{IC-}	For input under test, I	_{IN} = -9.0 mA	All All	4.5 V	1, 2, 3		-1.2	V	
Input current high (DIVA, DIVB, OSC_DR) 3010	I _{IH}	V _{IN} = 5.5 V		All All	5.5 V	1, 2, 3	200	380	uA	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98621
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 8

		Table I. Electrical pe	rformance chara	acteristics -	– Continu	ed.			
查询"5962d ³ 9862 MIL-STD-883 test method <u>1</u> /	STALEN'	<mark>供应商</mark> Test conditions <u>2</u> / -55°C ≤ T _C ≤ +125°C +4.5 V ≤ V _{CC} ≤ +5.5 V		Device type and	V _{CC}	Group A subgroups	Lim	its <u>3</u> /	Unit
		unless otherwise		Device class			Min	Max	
Input current low (DIVB, OSC_DR) 3009	I _{IL}	V _{IN} = 0.0 V		All All	5.5 V	1, 2, 3	-200	-380	μА
In <u>put</u> current high (OEL) 3010	I _{IH}	V _{IN} = 5.5 V		All All	5.5 V	1, 2, 3	85	175	uA
Input cur <u>rent</u> low (DIVA, OEL) 3009	I _{IL}	V _{IN} = 0.0 V		All All	5.5 V	1, 2, 3		-6.0	μА
Input current high (OEH) 3010	I _{IH}	V _{IN} = 5.5 V		All All	5.5 V	1, 2, 3		6.0	uA
Input current low (OEH) 3009	I _{IL}	V _{IN} = 0.0 V		All All	5.5 V	1, 2, 3	-85	-175	μА
Input current high (OSC_IN) 3010	I _{IH}	V _{IN} = 5.5 V		All All	5.5 V	1, 2, 3	20	125	uA
Input current low (OSC_IN) 3009	I _{IL}	V _{IN} = 0.0 V		All All	5.5 V	1, 2, 3	-20	-125	μА
Quiescent supply current, output low 3005	Iccl	OEH = 5.5 V OEL = 0.0 V For all other inputs, V GND	$V_{IN} = V_{CC}$ or	All All	5.5 V	1, 2, 3		240	μА
Quiescent supply current, output high 3005	Іссн	OEH = 5.5 V OEL = 0.0 V For all other inputs, V GND	$V_{IN} = V_{CC}$ or	All All	5.5 V	1, 2, 3		45.0	μА
Quiescent supply current, output three-state 3005	I _{CCZ}	OEH = 0.0 V OEL = 5.5 V For all other inputs, N GND		All All	5.5 V	1, 2, 3		45.0	μА
Quiescent supply current delta,	ΔI_{CCO}	OSC_IN = Open For all other inputs,	OSC_DR = 0.45 V	All All	4.5 V	1, 2, 3	0.6		m A
OSC_IN open 3005		$V_{IN} = V_{CC}$ or GND	OSC_DR = 0.55 V	All All	5.5 V	1, 2, 3		6.5	
		OSC_IN = Open For all other inputs,	OSC_DR = 4.05 V	All All	4.5 V	1, 2, 3	1.7		
		$V_{IN} = V_{CC}$ or GND	OSC_DR = 4.95 V	All All	5.5 V	1, 2, 3		12.4	
		OSC_IN = Open For all other inputs,	OSC_DR = 1.8 V, 2.7 V	All All	4.5 V	1, 2, 3	5.5		
		$V_{IN} = V_{CC}$ or GND	OSC_DR = 2.2 V, 3.3 V	All All	5.5 V	1, 2, 3		31.5	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98621
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 9

		Table I. Electrical performance char	acteristics -	– Continu	ed.			
- 杏 冶"5089_0889	IQ1OFA'	(# 広 						
	Symbol	共区尚 Test conditions 2/	Device	V _{CC}	Group A	Lim	its <u>3</u> /	Unit
MIL-STD-883		-55°C ≤ T _C ≤ +125°C	type		subgroups			
test method 1/		$+4.5 \text{ V} \le \text{V}_{CC} \le +5.5 \text{ V}$	and					
		unless otherwise specified	Device			Min	Max	
		20/2 222 22	class					
Quiescent supply	ΔI_{CC3L}	DIVB, OSC_DR = 2.75 V	All	5.5 V	1, 2, 3		1.5	mA
current delta,		For all other inputs, $V_{IN} = V_{CC}$ or	All					
input 3 level		GND						
Ouissant supply	A I		All	5.5 V	1, 2, 3		1.5	mA
Quiescent supply current delta,	ΔI_{CCT}	OEL, OEH = V _{CC} - 2.1 V	All	5.5 V	1, 2, 3		1.5	'''A
TTL input level	6/	For all other inputs, $V_{IN} = V_{CC}$ or	^"					
3005	<u>6</u> /	GND						
Three-state output	I _{OZH}	V _{OUT} = V _{CC}	All	4.5 V	1, 2, 3		5.0	μА
leakage current		OEH = 0.8 V, OEL = 2.0 V	All					'
high	<u>7</u> /	For all other inputs, $V_{IN} = V_{CC}$ or	All	5.5 V	1, 2, 3		5.0	
3021		GND	All					
Three-state output	l _{OZL}	V _{OUT} = 0.0 V	All	4.5 V	1, 2, 3		-150.0	μΑ
leakage current		OEH = 0.8 V, OEL = 2.0 V	All					
low	<u>7</u> /	For all other inputs, $V_{IN} = V_{CC}$ or	All	5.5 V	1, 2, 3		-180.0	
3020		GND	All					
Functional tests		See 4.4.1b	All	4.5 V	7, 8	L	Н	
3014	<u>8</u> /	Verify output V _{OUT}	All					
			All	5.5 V	7, 8	L	Н	
			All	4 = 37				
Output <u>ena</u> ble	t _{PZH}	$C_L = 50 \text{ pF}, R_L = 500\Omega$	All	4.5 V	9, 10, 11	1.0	31.5	ns
time, OEL or	<u>10</u> /	See figure 4	All	4 = 37				
OEH to OUT	t _{PZL}	$C_L = 50 \text{ pF}, R_L = 500\Omega$	All	4.5 V	9, 10, 11	1.0	28.0	
3003	10/	See figure 4	All	4.537				
Output <u>disa</u> ble	t _{PHZ}	$C_L = 50 \text{ pF}, R_L = 500\Omega$	All	4.5 V	9, 10, 11	1.0	21.5	ns
time, OEL or	<u>10</u> /	See figure 4	All	4.5.1		4.0	10.0	
OEH to OUT	t _{PLZ}	$C_L = 50 \text{ pF}, R_L = 500\Omega$	All	4.5 V	9, 10, 11	1.0	16.0	
3003	<u>10</u> /	See figure 4	All					

- 1/ For tests not listed in the referenced MIL-STD-883, (e.g. ΔI_{CC}), utilize the general test procedure under the conditions listed herein.
- 2' Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table I herein. Output terminals not designated shall be high level logic, low level logic, or open, except for the I_{CC} and ΔI_{CC} tests, where the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table I, as applicable, at 4.5 V ≤ V_{CC} ≤ 5.5 V.
- $\underline{4}$ / The V_{IH} and V_{IL} tests are not required if applied as forcing functions for V_{OH} and V_{OL} tests.
- 5/ Transmission driving tests are performed at $V_{CC} = 5.5$ V with a 2 ms duration maximum.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98621
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 10

Table I. <u>Electrical performance characteristics</u> - Continued. 查询"5962-9862101QFA"供应商

- This test may be performed either one input at a time (preferred method) or with all input pins simultaneously at VIN = V_{CC} -2.1 V (alternate method). Classes Q and V shall use the preferred method. When the test is performed using the alternate test method, the maximum limit is equal to the number of inputs at a high TTL input level times 1.6 mA; and the preferred method and limits are guaranteed.
- Three-state output conditions are required.
- Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. The input voltage levels have the allowable tolerances in accordance with MIL-STD-883 already incorporated.
- AC limits at V_{CC} = 5.5 V are equal to the limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum ac limits for $V_{CC} = 5.5 \text{ V}$ are 1.0 ns and guaranteed by guardbanding the $V_{CC} = 4.5 \text{ V}$ minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

SIZE STANDARD 5962-98621 Α MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS **REVISION LEVEL** SHEET COLUMBUS, OHIO 43216-5000 11

查询"5962-9862101QFA"供应商

Device type	01
Case outlines	F
Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16	NC OSC_OUT NC NC OEL OEH OSCLO_1 GND OUT VCC NC DIVA OSC_DR DIVB OSCLO_2 OSC_IN

NC = no connection

	Terminal descriptions				
Terminal symbol	Description				
OSC_IN	Input to Oscillator Inverter. The output of the crystal would be connected here.				
OSC_OUT	Resistive Buffered Output of the Oscillator Inverter.				
OSC_DR	3 Level input pin that selects Oscillator Drive Level.				
DIVA	Input used to select Binary Divide-By Option. This pin has CMOS compatible input levels.				
DIVB	3 Level input used to select Binary Divide-By value.				
OEH	Active High Three-state enable pin. This pin pulls to a high value when left floating and three-states the output when forced low. This pin has TTL compatible input levels.				
ŌEL	Active Low Three-state enable pin. This pin pulls to a low value when left floating and three-states the output when forced high. This pin has TTL compatible input levels.				
OUT	This pin is the main clock output on the device.				
OSCLO_1	The Oscillator Low pin is the ground for the Oscillator.				
OSCLO_2	This pin is the same signal as OSCLO_1.				
vcc	The power pin for the chip.				
GND	The ground pin for all sections of the circuitry except the oscillator and oscillator related circuitry.				

FIGURE 1. <u>Terminal connections</u>.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98621
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 12

查询"5962-9862101QFA"供应商

Division Selection

DIVB	DIVA	ŌEL	OEH	Divider Output
V _{1/2}	0 or Open	Х	Х	Divide-by 1
1	0 or Open	0	1	Divide-by 2
0	0 or Open	0	1	Divide-by 4
V _{1/2}	1	0	1	Divide-by 8
1	1	0	1	Divide-by 16
0	1	0	1	Divide-by 32
Х	Х	1	Х	Output Reset High at Re-enable
Х	Х	Х	0	Output Reset High at Re-enable

Drive Selection

OSC_DR	OSC_OUT drive
0	Low
1	Medium
V _{1/2}	High

 $\begin{array}{l} 1 = High \ voltage \ level \\ 0 = Low \ voltage \ level \\ X = Irrelevant \\ V_{1/2} = V_{CC} \ / \ 2 \\ \end{array}$

FIGURE 2. Truth tables.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98621
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 13

查询"5962-9862101QFA"供应商 ACC O-OSC_DR 🗀 DRIVE_SELECT OSCILLATOR DIVIDER OUTPUT TUO 🗀 OSC_IN O-DIVIDE_DECODER OUTPUT CONTROL Ó GND OSCLO_1 OSCLO_2 OSC_OUT DIVB DIVA OEH **OEL** INPUT DRIVERS DRIVE SELECT DIVIDE DECODER osc_dr [DIVB [GND OUTPUT DIVIDE DECODER OUTPUT FIGURE 3. Logic diagram. SIZE **STANDARD** 5962-98621 Α MICROCIRCUIT DRAWING **DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET COLUMBUS, OHIO 43216-5000 14

查询"5962-9862101QFA"供应商






FIGURE 3. Logic diagram - Continued.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-98621
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL	SHEET 15





NOTES:

- 1. When measuring t_{PLZ} and t_{PZL} : $V_{TEST} = 2 \times V_{CC}$.
- 2. When measuring t_{PHZ} , t_{PZH} , t_{PLH} and t_{PHL} : $V_{TEST} = open$.
- 3. The t_{PZL} and t_{PLZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OL} except when disabled by the output enable control. The t_{PZH} and t_{PHZ} reference waveform is for the output under test with internal conditions such that the output is at V_{OH} except when disabled by the output enable control.
- 4. $C_L = 50$ pF minimum or equivalent (includes test jig and probe capacitance).
- 5. $R_L = 500\Omega$ or equivalent.
- 6. $R_T = 50\Omega$ or equivalent.
- 7. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to 3.0 V; PRR \leq 10 MHz; $t_r \leq$ 3.0 ns; $t_f \leq$ 3.0ns; t_r and t_f shall be measured from 0.3 V to 2.7 V and from 2.7 V to 0.3 V, respectively; duty cycle = 50 percent.
- 8. Timing parameters shall be tested at a minimum input frequency of 1 MHz.

FIGURE 4. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98621
		REVISION LEVEL	SHEET 16

- 4.3.1 Electrostatic discharge sensitivity qualification inspection. Electrostatic discharge sensitivity (ESDS) testing shall be pe虚响性切合。2015 (et al. 2015) testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.
- 4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

TABLE II. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in acco	ogroups ordance with 88535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>1</u> / 1, 2, 3, 7, 8, 9, 10, 11	<u>2</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

^{1/} PDA applies to subgroup 1.

4.4.1 Group A inspection

- a. Tests shall be as specified in table II herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98621
		REVISION LEVEL	SHEET 17

^{2/} PDA applies to subgroups 1 and 7.

- 4.4.2 <u>Group C inspection</u>. The group C inspection end-point electrical parameters shall be as specified in table II herein. 查询"5962-9862101QFA"供应商
- 4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
 - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- 4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
 - 4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.
 - 4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).
 - a. End-point electrical parameters shall be as specified in table II herein.
 - b. For device classes Q, and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
 - c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
 - 4.5 Methods of inspection. Methods of inspection shall be specified as follows:
- 4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.
 - 5. PACKAGING
- 5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.
 - 6. NOTES
- 6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.
- 6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
 - 6.1.2 Substitutability. Device class Q devices will replace device class M devices.
- 6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-98621
		REVISION LEVEL	SHEET 18

- 6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.
- 6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.
 - 6.6 Sources of supply.
- 6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.
- 6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43216-5000

SIZE
A

5962-98621

REVISION LEVEL
SHEET
19

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN DATE: 98-12-21

查询"5962-9862101QFA"供应商

Approved sources of supply for SMD 5962-98621 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard	Vendor	Vendor
microcircuit drawing	CAGE	similar
PIN <u>1</u> /	number	PIN <u>2</u> /
5962-9862101QFA	27014	54ACT3301W-QML

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.
- <u>Z</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE __number_

Vendor name and address

27014

National Semiconductor 2900 Semiconductor Drive P.O. Box 58090

Santa Clara, CA 95052-8090

Point of contact: 5 Foden Road

South Portland, ME 04106

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.