

www.ti.com


SCHS371-NOVEMBER 2009

LOW PHASE-NOISE TWO-CHANNEL CLOCK FAN-OUT BUFFER

Check for Samples: CDC3RL02

FEATURES

- Low Additive Noise:
 - 149 dBc/Hz at 10-kHz Offset Phase Noise
 - 0.37-ps (RMS) Output Jitter
- Limited Output Slew Rate for EMI Reduction (1- to 5-ns/Rise/Fall Time for 10-pF to 50-pF Loads)
- Adaptive Output Stage Controls Reflection
- Regulated 1.8-V Externally Available I/O Supply
- Ultra-Small 8-bump YFP 0.4-mm Pitch WCSP $(0.8 \text{ mm} \times 1.6 \text{ mm})$
- **EESD Performance Exceeds JESD 22**
 - 2000-V Human-Body Model (A114-A)
 - 1000-V Charged-Device Model (JESD22-C101-A Level III)



APPLICATIONS

- **Cellular Phones**
- Global Positioning Systems (GPS) WWW.DZ
- Wireless LAN
- **FM Radio**
- WIMAX
- W-BT



Table 1. YFP PACKAGE TERMINAL ASSIGNMENTS

	1	2
Α	V _{BATT}	CLK_OUT1
В	V _{LDO}	CLK_REQ1
С	MCLK_IN	CLK_REQ2
D	GND	CLK_OUT2

DESCRIPTION/ORDERING INFORMATION

The CDC3RL02 is a two-channel clock fan-out buffer. It buffers a single master clock, such as a temperature compensated crystal oscillator (TCXO) to multiple peripherals. The device has two clock request inputs (CLK REQ1 and CLK REQ2), each of which enable a single clock output.

The CDC3RL02 accepts square or sine waves at the master clock input (MCLK_IN), eliminating the need for an AC coupling capacitor. The smallest acceptable sine wave is a 0.3-V signal (peak-to-peak). CDC3RL02 has been designed to offer minimal channel-to-channel skew, additive output jitter, and additive phase noise. The adaptive clock output buffers offer controlled slew-rate over a wide capacitive loading range which minimizes EMI emissions, maintains signal integrity, and minimizes ringing caused by signal reflections on the clock distribution lines.

The CDC3RL02 has an integrated Low-Drop-Out (LDO) voltage regulator which accepts input voltages from 2.3 V to 5.5 V and outputs 1.8 V, 50 mA. This 1.8V supply is externally available to provide regulated power to peripheral devices such as a TCXO.

The CDC3RL02 is ideal for use in portable end-equipment, such as mobile phones, that require clock buffering with minimal additive phase noise and fan-out capabilities. It is offered in a 0.4-mm pitch wafer-level chip-scale (WCSP) package (0.8 mm × 1.6 mm) and is optimized for very low standby current consumption.



df.dzsc.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoStar is a trademark of Texas Instruments.

CDC3RL02

set and the set of th

ORDERING INFORMATION

T _A	PACKAGE ⁽¹⁾ ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽³⁾
–40°C to 85°C	NanoStar™ WCSP – YFP	Tape and reel	CDC3RL02YFPR	4 L _

(1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(2) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.


(3) YFP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, ● = Pb-free).

TERMINAL FUNCTIONS

NO.	NAME	I/O	DESCRIPTION
A1	V _{BATT}	I	Input to internal LDO
A2	CLK_OUT1	0	Clock output 1
B1	V _{LDO}	0	1.8 V I/O supply for CDC3RL02 and external TCXO
B2	CLK_REQ1	I	Clock request from peripheral 2
C1	MCLK_IN	I	Master clock input
C2	CLK_REQ2	I	Clock request from peripheral 1
D1	GND	-	Ground
D2	CLK_OUT2	0	Clock output 2

Table 2. FUNCTION TABLE

	INPUTS	OUTPUTS			
CLK_REQ1	CLK_REQ1 CLK_REQ2		K_REQ2 MCLK_IN CLK_OUT1		
L	L	Х	L	L	
L	Н	CLK	L	CLK	
н	L	CLK	CLK	L	
Н	Н	CLK	CLK	CLK	



LOGIC DIAGRAM

ÈXAS

INSTRUMENTS

www.ti.com



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
	V _{BATT} voltage range ⁽²⁾		-0.3	7	V
	Voltage range ⁽³⁾	CLK_REQ_1/2, MCLK_IN	-0.3	V _{BATT} + 0.3	V
	voltage range.	V _{LDO} , CLK_OUT_1/2 ⁽²⁾	-0.3	V _{BATT} + 0.3	v
I _{IK}	Input clamp current at V _{BATT} , CLK_REQ_1/2, and MCLK_IN	V ₁ < 0		-50	mA
I _O	Continuous output current	CLK_OUT1/2		±20	mA
	Continuous current through GND, V_{BAT}	TT, V _{LDO}		±50	mA
		Human-Body Model		2000	
	ESD rating	Charged-Device Model		1000	V
		Machine Model		200	
TJ	Operating virtual junction temperature		-40	150	°C
T _A	Operating ambient temperature range		-40	85	°C
T _{stg}	Storage temperature range		-55	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) All voltage values are with respect to network ground terminal.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V_{BATT}	Input voltage		2.3	5.5	V
VI	Input voltage	MCLK_IN, CLK_REQ1/2	0	1.89	V
Vo	Output voltage	CLK_OUT1/2	0	1.8	V
VIH	High-level input voltage	CLK_REQ1/2	1.3	1.89	V
V _{IL}	Low-level input voltage	CLK_REQ1/2	0	0.5	V
I _{OH}	High-level output current, DC current		-8		mA
I _{OL}	Low-level output current, DC current			8	mA

 All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



www.ti.com

SUBS THE CONSTRUCTION OF CONSTRUCTUOE OF CONSTRUCTUCTUOE OF CONSTRUCTUOE OF CONSTRUCTUCTUCTUC

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	IONS	MIN	TYP	MAX	UNIT	
LDO						Ļ		
V _{OUT}	LDO output voltage	I _{OUT} = 50 mA		1.71	1.8	1.89	V	
C _{LDO}	External load capacitance			1		10	μF	
I _{OUT(SC)}	Short circuit output current	$R_L = 0 \Omega$			100		mA	
I _{OUT(PK)}	Peak output current	$V_{BATT} = 2.3 V, V_{LDO} = V_{OUT} -$	V_{BATT} = 2.3 V, V_{LDO} = V_{OUT} – 5%				mA	
PSR	Power supply rejection	V _{BATT} = 2.3V, I _{OUT} = 2 mA,	f _{IN} = 217 Hz and 1 kHz	60			dB	
			$f_{IN} = 3.25 \text{ MHz}$	40				
+	LDO startup time	V_{BATT} = 2.3 V , C_{LDO} = 1 $\mu F, 0$ V_{LDO} = 1.71 V	CLK_REQ_n to		0.2		ms	
t _{su}		V_{BATT} = 5.5 V , C_{LDO} = 10 $\mu F,$ V_{LDO} = 1.71 V	V_{BATT} = 5.5 V , C _{LDO} = 10 µF, CLK_REQ_n to V_{LDO} = 1.71 V				1115	
Power C	consumption							
I _{SB}	Standby current	Device in standby (all V _{CLK_RE}		0.2	1	μA		
I _{CCS}	Static current consumption	Device active but not switchin		0.4	1	mA		
I _{OB}	Output buffer average current	$f_{IN} = 26 \text{ MHz}, C_{LOAD} = 50 \text{ pF}$		4.2		mA		
C _{PD}	Output power dissipation capacitance	f _{IN} = 26 MHz				44	pF	
MCLK_II	N Input							
I _I	MCLK_IN, CLK_REQ_1/2 leakage current	$V_{I} = V_{LDO}$ or GND				1	μA	
CI	MCLK_IN capacitance	f _{IN} = 26 MHz			4.75		pF	
RI	MCLK_IN impedance	f _{IN} = 26 MHz			6		kΩ	
f _{IN}	MCLK_IN frequency range			10	26	52	MHz	
MCLK_II	N LVCMOS Source							
			1-kHz offset		-140			
	Additive phase poice	f _ 26 MHz t/t < 1 pp	10-kHz offset		-149		dDo/Uz	
	Additive phase noise	$f_{IN} = 26 \text{ MHz}, t_r/t_f \le 1 \text{ ns}$	100-kHz offset		-153		dBc/Hz	
			1-MHz offset		-148			
	Additive jitter	f _{IN} = 26 MHz, V _{PP} = 0.8 V, BV	V = 10–5 MHz		0.37		ps (rms)	
t _{DL}	MCLK_IN to CLK_OUT_n propagation delay				11		ns	
DCL	Output duty cycle	f _{IN} = 26 MHz, DC _{IN} = 50%		45	50	55	%	



SCHS371-NOVEMBER 2009

<u>₩豐簡♥DC3RL02"供应商</u>

ELECTRICAL CHARACTERISTICS (continued)


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDIT	MIN	TYP	MAX	UNIT	
MCLK_	IN Sinusoidal Source						
V _{MA}	Input amplitude			0.3		1.8	V
			1-kHz offset		-141		
			10-kHz offset		-149		
		f_{IN} = 26 MHz, V_{MA} = 1.8 V_{PP}	100-kHz offset		-152		
			1-MHz offset		-148		
	Additive phase noise		1-kHz offset		-139		dBc/Hz
			10-kHz offset		-146		
		$f_{IN} = 26 \text{ MHz}, \text{ V}_{MA} = 0.8 \text{ V}_{PP}$			-150		
			1-MHz offset		-146		
	Additive jitter	$f_{IN} = 26 \text{ MHz}, V_{MA} = 1.8 \text{ V}_{PP}, I$	3W = 10–5 MHz		0.41		ps (RMS)
t _{DS}	MCLK_IN to CLK_OUT_1/2 propagation delay				12		ns
DCs	Output duty cycle	$f_{IN} = 26 \text{ MHz}, \text{ V}_{MA} > 1.8 \text{ V}_{PP}$		45	50	55	%
CLK_O	UT_N Outputs						
t _r	20% to 80% rise time	$C_L = 10 \text{ pF} \text{ to } 50 \text{ pF}$		1		5.2	ns
t _f	20% to 80% fall time	$C_L = 10 \text{ pF} \text{ to } 50 \text{ pF}$		1		5.2	ns
t _{sk}	Channel-to-channel skew	$C_{L} = 10 \text{ pF to } 50 \text{ pF} (C_{L1} = C_{L1})$	2)	-0.5		0.5	ns
	L Pale Jacob and and and the sec	$I_{OH} = -100 \ \mu A$, reference to V	LDO	-0.1			
V _{OH}	High-level output voltage	$I_{OH} = -8 \text{ mA}$		1.2			V
\ <i>\</i>		I _{OL} = 20 μA				0.2	
V _{OL}	Low-level output voltage	I _{OL} = 8 mA				0.55	V



www.ti.com








CDC3RL02


SCHS371-NOVEMBER 2009





TEXAS INSTRUMENTS

www.ti.com





CDC3RL02

″≝椅吧DC3RL02"供应商

SCHS371-NOVEMBER 2009

APPLICATION INFORMATION

Typical Application

The CDC3RL02 is ideal for use in mobile applications as shown in Figure 1. In this example, a single low noise TCXO system clock source is buffered to drive a mobile GPS receiver and WLAN transceiver. Each peripheral independently requests an active clock by asserting a single clock request line (CLK_REQ_1 or CLK_REQ_2). When both clock request lines are inactive, the CDC3RL02 enters a low current shutdown mode. In this mode, the LDO output, CLK_OUT_1, and CLK_OUT_2 are pulled to GND and the TCXO will be unpowered.




Figure 1. Mobile Application

When either peripheral requests the clock, the CDC3RL02 will enable the LDO and power the TCXO. The TCXO output (square wave, sine wave, or clipped sine wave) is converted to a square wave and buffered to the requested output.

Input Clock Squarer

Figure 2 shows the input stage of the CDC3RL02. The input signal at MCLK_IN can be a square wave or sine wave. CMCLK is an internal AC coupling capacitor that allows a direct connection from the TCXO to the CDC3RL02 without an external capacitor.




Figure 2. Input Stage

Any external component added in the series path of the clock signal will potentially add phase noise and jitter. The error source associated with the internal decoupling capacitor is included in the specification of the CDC3RL02. The recommended clock frequency band of the CDC3RL02 is 10 MHz to 52 MHz for specified functionality. All performance metrics are specified at 26 MHz. The lowest acceptable sinusoidal signal amplitude is 0.8 V_{PP} for specified performance. Amplitudes as low as 0.3 V_{PP} are acceptable but with reduced phase noise and jitter performance.

SC世S街 心的 CM 展 R 2009 供应商



www.ti.com

Output Stage

Each output drives 1.8-V LVCMOS levels. Adaptive output buffers limit the rise/fall time of the output to within 1 to 5ns with load capacitance between 10 pF and 50 pF. Fast slew rates introduce EMI into the system. Each output buffer limits EMI by keeping the rise/fall time above 1 ns. Slow rise/fall times can induce additive phase noise and duty cycle errors in the load device. The output buffer limits these errors by keeping the rise/fall time below 5 ns. In addition, the output stage dynamically alters impedance based on the instantaneous voltage level of the output. This dynamic change limits reflections keeping the output signal monotonic during transitions. Each output is active low when not requested to avoid false clocking of the load device.

LDO

A low noise 1.8-V LDO is integrated to provide the I/O supply for the output buffers. The LDO output is externally available to power a clock source such as a TCXO. A clean supply is provided to the clock buffers and the clock source for optimum phase noise performance. The input range of the LDO allows the device to be powered directly from a single cell Li battery. The LDO is enabled by either of the CLK_REQ_N signals. When disabled, the device enters a low power shutdown mode consuming less than 1 μ A from the battery. The LDO requires an output decoupling capacitor in the range of 1 μ F to 10 μ F for compensation and high frequency PSR. This capacitor must stay within the specified range over the entire operating temperature range. An input bypass capacitor of 1 μ F or larger is recommended.

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins P	ackage Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CDC3RL02YFPR	ACTIVE	DSBGA	YFP	8	3000	Green (RoHS & no Sb/Br)	Call TI	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


◆ Texas INSTRUMENTS 查询"GDC3RL02"供应商

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDC3RL02YFPR	DSBGA	YFP	8	3000	180.0	8.4	0.9	1.75	0.6	4.0	8.0	Q1



PACKAGE MATERIALS INFORMATION

20-Nov-2010



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDC3RL02YFPR	DSBGA	YFP	8	3000	220.0	220.0	34.0

MECHANICAL DATA

查询"CDC3RL02"供应商

YFP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.
- D. This is a Pb-free solder ball design.

NanoFree is a trademark of Texas Instruments.



查询"CDC3RL02"供应商

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated