

CD40175B Types

CMOS Quad 'D'-Type Flip-Flop


High-Voltage Types (20-Volt Rating)


Features:

- 100% tested for quiescent current at 20 V
- Maximum input current of 1 µA at 18 V over full packagetemperature range; 100 nA at 18 V and 25° C
- Noise margin (full packagetemperature range) = 1 V at VDD = 5 V2 V at VDD = 10 V
 - 2.5 V at VDD = 15 V
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"
- Output compatible with two HTL loads, two low power TTL loads, or one low power Schottky TTL load
- Functional equivalent to TTL 74175 Standardized symmetrical output
- characteristics **Applications:**
- Shift registers
- Buffer/storage registers
- Pattern generators
- CD40175B consists of four identical D-type flipflops. Each flip-flop has an independent DATA D input and complementary Q and Q outputs. The CLOCK and CLEAR inputs are common to all flip-flops. Data are transferred to the Q outputs on the positive-going transition of the clock pulse. All four flip-flops are simultaneously reset by a low level on the CLEAR input.

These devices can function as shift register elements or as T-type flip-flops for toggle and counter applications.

The CD40175B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).





TERMINAL ASSIGNMENT

MAXIMUM RATINGS, Absolute-Maximum Values: DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to V _{SS} Terminal)	- U1			
DC SUPPLY-VOLTAGE RANGE, (VDD)				
Voltages referenced to VSS Terminal)		· · · · · · · · · · · · · · · · · · ·	·····	0.5V to +20V
INPUT VOLTAGE RANGE, ALL INPUTS				0.5V to Vnn +0.5V
DC INPUT CURRENT, ANY ONE INPUT				±10mA
POWER DISSIPATION PER PACKAGE (PD):				
For $T_A = -55^{\circ}C$ to $+100^{\circ}C$				500mW
For $T_A = +100^{\circ}C$ to $+125^{\circ}C$			Danala I in a sub-	1 (D) 11 (D D D D D D D D D D D D D D D D D
TOT 1A - TTOO O TO TTEO O TTETTO TO TTETTO TO TTETTO TO TA			Derate Linearity a	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	a a state of the state of the		A STATE OF	
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A = FULL PACKAGE-TEMPERATURE RANGE (AII Pac$	kage Types)	n an	WWW	100mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A = FULL PACKAGE-TEMPERATURE RANGE (AII PacOPERATING-TEMPERATURE RANGE (T_A)$	kage-Types)			
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A = FULL PACKAGE-TEMPERATURE RANGE (AII PacOPERATING-TEMPERATURE RANGE (T_A)$	kage-Types)			
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A = FULL PACKAGE-TEMPERATURE RANGE (AI PacOPERATING-TEMPERATURE RANGE (T_A)STORAGE TEMPERATURE RANGE (T_{stg})$	kage-Types)			
DEVICE DISSIPATION PER OUTPUT TRANSISTOR FOR $T_A = FULL PACKAGE-TEMPERATURE RANGE (AI PacOPERATING-TEMPERATURE RANGE (T_A)STORAGE TEMPERATURE RANGE (T_{stg})$	kage-Types)			



RECOMMENDED OPERATING CONDITIONS at TA = 25°C, Except as Noted.

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

		LIN		
CHARACTERISTIC	VDD (V)	MIN.	MAX.	UNITS
Supply-Voltage Range (For TA = Full Package-Temperature Range)		3	18	
	5	120		
Data Setup Time ts	ມ 10	50	_	ns
	15	40	1	1
· · · · · · · · · · · · · · · · · · ·	5	80	·	
Data Hold Time th	10	40	-	ns
	15	30	_	-
	5	T -	2	1 A.
Clock Input Frequency fc	L 10	dc	5	MHz
المسلم معالم المسلم المعالم المسلم المسلم 2013 - 2014 - 2014 - 2014 - 2014 - 2014 - 2014 - 2014 - 2014 - 2014 - 2014 - 2014 - 2014 - 2014 - 2014 - 2014 -	15		6.5	
	5	-	15	
Clock Input Rise or Fall Time trcL, trc	10	· _	15	J JAS
	15	· · · ·	15	
	5	250		
Clock Input Pulse Width twL, twL	10	100	-	ns
	15	75	_	
	5	200		
Clear Pulse Width tw	L 10	80	_	ns
	15	60	-	
	5	250	_	t
Clear Removal Time the	м 10	100	-	ns
	15	80	_	1





Fig. 1 - Logic diagram (1 of 4 flip-flops).

A state of the sta

STAT适合 后 CODALOA5 BHARA 9 共同的 TICS

ی جمع می کالج محمد محمد

CHARACTERIS	TIC	CC	NDITIO	NS		IMITS AT INDICATED TEMPERATURES (°C)						UNITS			
		Vo	Vin	Vpp							-		+25		
μ		(V)	(V)	(V)	-55	-40	+85	+125	Min.	Тур.	Max.	1			
Quiescent			0, 5	5	1	1	30	30	- 1	0.02	1				
Device			0, 10	10	2	2	60	60	-	0.02	2	1.			
Current		_	0, 15	15	4	4	120	120		0.02	4	μΑ			
Max.	IDD		0, 20	20	20	20	600	600		0.04	20	1.			
Output Low		0.4	0, 5	5	0.64	0.61	0.42	0.36	0.51	1	—				
(Sink) Current		0.5	0, 10	10	1.6	1.5	1.1	0.9	1.3	2.6	—				
Min.	IOL	1.5	0, 15	15	4.2	4	2.8	2.4	3.4	6.8	_	1			
Output High		4.6	0, 5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA			
(Source)		2.5	0, 5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2		1			
Current		9.5	0, 10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	<u> </u>	1			
Min.	Юн	13.5	0, 15	15	-4.2 .	-4	-2,8	-2.4	-3.4	-6.8	_	1			
Output Voltage:			0, 5	5	1	0.	05	·		0	0.05				
Low-Level			0, 10	10	1	0.	05		·	0	0.05	1			
Max.	VOL	-	0, 15	15		0.	05			0	0.05	1			
Output Voltage:		_	0, 5	5		4.	95		4.95	5	-	l v			
High-Level		_	0, 10	10	1	9.	95		9.95	10	·	1			
Min.	Voн	—	0, 15	15	Ī	14	.95		14.95	15	_	1			
nput Low		0.5,4.5	—	5		1	.5		-	—	1.5				
Voltage		1, 9	—	10			3		-		3	1			
Max.	VIL	1.5,13.5	-	15			4			<u> </u>	4	1			
nput High		0.5,4.5		5	L	3	.5		3.5	_	-	V			
Voltage		1, 9	·	10			7		7	_]			
Min.	Viн	1.5,13.5		15		1	1		11		. —	1			
nput High Voltage	VIH	0.5,4.5	·	5 10	±0.1	3	.5	±1	3.5 7		-				



TRUTH TABLE FOR 1 OF 4 FLIP-FLOPS (Positive Logic)

	INPUTS	OUTPUTS		
CLOCK	DATA	CLEAR	Q	α
~	0	1	0	1
	1	1	1	0
	X	1	Q	5
x	X	0 10 10 1	0	1
=High Lev	el X=	=Don't Care	0=Lo	w Level

Fig. 2 - Definition of setup, hold, propagation delay, and removal times.

CD40175B Types

查询"CD40175B-MIL"供应商

DYNAMIC ELECTRICAL CHARACTERISTICS at TA = 25°C; input tr, tr = 20 ns, CL = 50 pF, RL = 200 k Ω

			1		
CHARACTERISTIC	TEST CONDITIONS VDD (V)	MIN.	ТҮР.	MAX.	UNIT
	5	_	100	200	
Transition Time tTHL, tTLH	10	—	50	100	
	15	— ·	40	80	
Propagation Delay Time	5	a a la constante de la constant	220	400	
Clock to Q Output tPHL, tPLH	10	a di 👝 👘	90	160	
	15	—	70	120	
Propagation Delay Time	5	_	325	500	
CLEAR to Q Output tPHL	10		130	200	ns
· · · · · · · · · · · · · · · · · · ·	15		100	150	
Minimum Pulse Width	5		110	250	7
Clock twn	10	—	45	100	
	15	. — .	35	75	
	5	. <u> </u>	100	200	7
Clear	10 A A		40	80	
	15		30	60	
	5	2	4.5		
Maximum Clock Frequency fCL	10	5	11	· · —	MH:
	15	6.5	. 14		
	5	15	-		
Maximum Clock Rise or Fall Time trCL, trCL	10	15	-		μs
	15	15	_		
	5		60	120	1
Minimum Data Setup Time tsu	10	—	25	50	
	15	_	20	40	
	5		40	80	1
Minimum Data Hold Time tH	10	_	20	40	ns
	15	_	15	30	
	5	_	125	250	1
Minimum Clear Removal Time ‡ tREM	10	_	50	100	
	15		40	80	
Input Capacitance CIN	_		5	7.5	pF

‡ CLEAR signal must be high prior to positive-going transition of CLOCK pulse.






Fig. 3 - Typical propagation delay time (CLOCK to OUTPUT) as a function of load capacitance.










Fig. 5 – Typical output low (sink) current characteristics.




Fig. 6 - Minimum output low (sink) current characteristics.






Fig. 7 – Typical output high (source) current characteristics.








Fig. 9 – Typical dynamic power dissipation as a function of CLOCK frequency.





Fig. 10 - Dynamic power dissipation test circuit.

CD40175B Types

查询"CD40175B-MIL"供应商






Fig. 11 - Quiescent device current test circuit.







Fig. 13 - Input leakage current test circuit.



Dimensions and pad layout for CD40175BH.

Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3} inch).

5-Apr-2010

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
CD40175BE	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40175BEE4	ACTIVE	PDIP	Ν	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
CD40175BF3A	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type
CD40175BM	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BM96	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BM96E4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BM96G4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BME4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BMG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BMT	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BMTE4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BMTG4	ACTIVE	SOIC	D	16	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BNSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BNSRE4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BNSRG4	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BPWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BPWRE4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BPWRG4	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
CD40175BW	OBSOLETE	WAFER SALE	YS	0		TBD	Call TI	Call TI

 $^{(1)}$ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

PACKAGE OPTION ADDENDUM



5-Apr-2010

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

₩ Texas INSTRUMENTS 查询"GD40175B-MIL"供应商

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD40175BM96	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
CD40175BNSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD40175BPWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

30-Jul-2010



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD40175BM96	SOIC	D	16	2500	333.2	345.9	28.6
CD40175BNSR	SO	NS	16	2000	346.0	346.0	33.0
CD40175BPWR	TSSOP	PW	16	2000	346.0	346.0	29.0

J (R-GDIP-T**)

14 LEADS SHOWN

PINS ** 20 14 16 18 DIM 0.300 0.300 0.300 0.300 В Α (7,62) (7,62) (7,62) (7,62) BSC BSC BSC BSC 14 8 0.785 0.960 .840 1.060 B MAX (19,94) (21, 34)(24, 38)(26, 92)B MIN С 0.300 0.300 0.300 0.310 C MAX (7,62) (7, 62)(7, 87)(7, 62)7 0.245 0.245 0.220 0.245 0.065 (1,65) C MIN (6,22) (6,22) (5, 59)(6,22) 0.045 (1,14) 0.060 (1,52) Α 0.015 (0,38) 0.200 (5,08) MAX ¥ Seating Plane ↑ 0.130 (3,30) MIN 0.026 (0,66) 0.014 (0,36) 0"-15" 0.100 (2,54) 0.014 (0,36) 0.008 (0,20) 4040083/F 03/03

NOTES: A. All linear dimensions are in inches (millimeters).


- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

CERAMIC DUAL IN-LINE PACKAGE

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- \triangle The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G16)

PLASTIC SMALL-OUTLINE PACKAGE



- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AC.



LAND PATTERN DATA

查询"CD40175B-MIL"供应商

D (R-PDSO-G16) PLASTIC SMALL OUTLINE Stencil Openings (Note D) Example Board Layout (Note C) -16x0,55 - 14x1,27 -14x1,27 16x1,95 4,80 4,80 Example Non Soldermask Defined Pad Example Pad Geometry (See Note C) 0,60 Example 2,00 Solder Mask Opening (See Note E) -0,07 All Around 4211283-4/B 09/10


- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**) 14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



MECHANICAL DATA


<u> 查询"CD40175B-MIL"供应商</u>

MTSS001C - JANUARY 1995 - REVISED FEBRUARY 1999

PLASTIC SMALL-OUTLINE PACKAGE

PW (R-PDSO-G**)

14 PINS SHOWN




- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



LAND PATTERN DATA

查询"CD40175B-MIL"供应商



- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated