


CEP13N10/CEB13N10

N-Channel Enhancement Mode Field Effect Transistor

FEATURES

- 100V, 12.8A, $R_{DS(ON)} = 180m\Omega$ @ $V_{GS} = 10V$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handling capability.
- Lead free product is acquired.
- TO-220 & TO-263 package.



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ C$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	100	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	12.8	A
Drain Current-Pulsed ^a	I_{DM}	50	A
Maximum Power Dissipation @ $T_C = 25^\circ C$ - Derate above $25^\circ C$	P_D	65	W
		0.43	W/ $^\circ C$
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ C$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	2.3	$^\circ C/W$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	62.5	$^\circ C/W$

[查询"CEB13N10"供应商](#)



CEP13N10/CEB13N10




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



CEP13N10/CEB13N10




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve