www.ti.com

INTEGRATED DUAL USB SWITCHES, BOOST CONVERTER AND LDO

Check for Samples: TPS2505


FEATURES

- Integrated Synchronous Boost Converter, LDO and Dual USB Current-Limited Switches
- 1.8-V to 5.25-V Input Voltage (2.2-V Minimum Start-Up Voltage)
- Adjustable Independent USB Current Limit
 - 100 mA to 1100 mA
- 3.3-V Linear Regulator Output
- Inrush Current < 100 mA
- Minimal External Components Required
- Deglitched Independent Fault Reporting
- Small 5-mm x 5-mm QFN-20 Package
- **Industrial Temperature Range**

APPLICATIONS

- Portable Applications Using Single Li+ Cell
- **Bus Powered USB Hosts**

USB Hosts Without Native 5-V Supplies Computer Peripherals



DESCRIPTION

The TPS2505 provides an integrated solution to meet USB 5-V power requirements from a 1.8-V to 5.25-V input supply. The features include a 5.1-V, 1100-mA boost converter, a 200-mA, 3.3-V LDO linear regulator and dual USB 2.0 compliant power outputs with independent output switch enable, current limit, and over-current fault reporting.

The 1.8-V to 5.25-V input can be supplied by sources including DC/DC regulated supplies (e.g. 3.3 V), or batteries such as single cell Li+, two-cell or three-cell NiCd, NiMH or alkaline.

The output trip current for the dual USB switches can be programmed via external resistors from as low as 100 mA to as high as 1100 mA.

An auxiliary 5.1-V output is provided, where the total current supplied by the USB outputs and the auxiliary by cannot exceed 1100 mA.



df.dzsc.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

Table 1. ORDERING INFORMATION⁽¹⁾

| T _A ⁽²⁾ | PACKAGE ⁽³⁾ | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
|-------------------------------|------------------------|-----------------------|------------------|
| -40°C to 85°C | RGW (QFN) | TPS2505B1RGWR | TPS2505 |

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Maximum ambient temperature is a function of device junction temperature and system-level considerations, such as power dissipation and board layout. See Recommended Operating Conditions for specific information related to this device.
- (3) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

ABSOLUTE MAXIMUM RATINGS(1)(2)

Over operating free-air temperature range (unless otherwise noted).

| | | | VALUE | UNIT |
|----|---|----------------------------|------------|------|
| | Input voltage range on SW, AUX, IN, USB, ENUS | -0.3 to 7 | V | |
| | FAULT sink current | | 25 | mA |
| | ILIM source current | | 1 | mA |
| TJ | Operating junction temperature | | -40 to 125 | °C |
| | F0D | HBM (Human Body Model) | 2000 | |
| | ESD | CMD (Charged Device Model) | 500 | V |

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltages are referenced to GND and PGND tied together.

DISSIPATION RATINGS

| DACKACE | THERMAL R | ESISTANCE | TA ≤ 25°C |
|---------|----------------|---------------|-----------|
| PACKAGE | $R_{	heta JA}$ | $R_{	hetaJB}$ | 1A ≤ 25 C |
| RGW | 42°C/W | 14°C/W | 2.4 W |

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

| | | MIN | NOM MAX | UNIT |
|----------------|---|-----|---------|------|
| V_{IN} | Supply voltage at IN | 1.8 | 5.25 | V |
| V_{START} | Supply voltage at IN for start-up | 2.2 | | V |
| | Enable voltage at EN, ENUSB1, ENUSB2, ENLDO | 0 | 5.25 | V |
| T _A | Operating free air temperature range | -40 | 85 | °C |
| T_{J} | Operating junction temperature range | -40 | 125 | °C |

RECOMMENDED EXTERNAL COMPONENTS

over operating free-air temperature range (unless otherwise noted)

| | MIN | NOM | MAX | UNIT |
|---|-----|-----|-----|------|
| Inductor | 2.2 | | 4.7 | μH |
| Boost input capacitance (ceramic capacitor, X5R, 10V, 0805) | | 10 | | μF |
| Boost output capacitance (ceramic capacitor, X5R, 10V, 1210) | | 22 | | μF |
| LDO input capacitance (ceramic capacitor, X5R) | | 4.7 | | μF |
| LDO output capacitance (ceramic capacitor, X5R) | 0.7 | 1 | | μF |
| R _{ILIM} Current-limit set resistor from ILIM to GND | 20 | | 220 | kΩ |

Product Folder Link(s): TPS2505



<u>www</u>特可PS2505"供应商

ELECTRICAL CHARACTERISTICS (SHARED BOOST, LDO AND USB)

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|--------|--|--------------------------|--|--|------|----------|------|------|
| BIAS | | | | | | | | |
| | Bias Current | V _{IN} | V _{IN} = 3.3 V, V _{AUX} | = 5.2 V, V _{EN} = V _{IN} , | | 15 | 25 | |
| | bias Current | V _{AUX} | $V_{\text{ENUSB1}} = V_{\text{AUX}}, I$ | | | 500 | 600 | μA |
| | Shutdown current | V _{IN} | $V_{IN} = 3.3 \text{ V}, V_{EN} = V_{ENUSB} = 0 \text{ V},$ AUX and USB OPEN, -40°C $\leq T_{.I} \leq 85$ °C | | | 5 | | μΑ |
| UVLO | | | | | | | | |
| | | | V _{IN} rising | | 2.08 | | 2.20 | |
| | | | V _{IN} falling, | Threshold | 1.69 | | 1.85 | |
| | Undervoltage lockout threshold on IN for boost converter | | $V_{AUX} = 5.2 V$ | Hysteresis | | 0.4 | | V |
| | | | V _{IN} falling, | Threshold | 1.93 | | 2.05 | |
| | | | V _{AUX} = OPEN | Hysteresis | | 0.15 | | |
| | | | V _{AUX} rising | | 4.18 | | 4.45 | |
| | Undervoltage lockout switches | threshold on AUX for USB | \/ folling | Threshold | 4.1 | | 4.37 | V |
| | 0 | | V _{AUX} falling Hysteresis | | | 0.09 | | |
| THERMA | L SHUTDOWN | | | | · | | | |
| | Full thermal shutdowr | thereshold | | | 150 | | | ů |
| | Hysteresis | · | | · | | 10 | | ů |
| | USB only thermal shu | tdown | | · | 130 | <u>'</u> | | ů |
| | Hysteresis | | | | | 10 | | °C |

ELECTRICAL CHARACTERISTICS (BOOST ONLY)

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---------------------|--|--|------|------|----------|------|
| APPLICA | TION SPECIFICATIONS | | | | | |
| V _{AUX} | AUX regulation voltage | Includes ripple and line/load regulation USB1/2 enabled C _{USB1/2} = 100 µF | 4.75 | 5.1 | 5.25 | V |
| ., | AUX ripple voltage | PFM, I_O = 100 mA USB1/2 enabled $C_{USB1/2}$ = 100 μF | | | 250 | mV |
| V _{RIPPLE} | AUX Tipple voltage | PWM, I_O = 1100 mA USB1/2 enabled $C_{USB1/2}$ = 100 μF | | | 75 | IIIV |
| | Load regulation ⁽¹⁾ | I _O = 0 mA to 1100 mA (PWM operation only) | | | 50 | mV |
| | Line on male the c | I _O = 1100 mA (PWM operation) | | | 50 | |
| | Line regulation | I _O = 1100 mA, V _{IN} = 3.6 V to 5.25 V | | | 300(2) | mV |
| V _{REF} | Internal reference voltage | | | 1.35 | | V |
| OSCILLA | TOR | | | | <u>'</u> | |
| freq | Switching frequency, normal mode | $V_{IN} < V_{LFM}$ | 850 | 1000 | 1150 | kHz |
| | Switching frequency, low-frequency mode | $V_{IN} > V_{LFM}$ | 225 | 250 | 275 | kHz |
| V _{LFM} | Low-frequency mode input voltage threshold | | 4.25 | 4.35 | 4.45 | V |

⁽¹⁾ Load regulation in No Frequency or Pass-Through is given by IR drop across SWP switch resistance..

Product Folder Link(s): TPS2505

⁽²⁾ Includes voltage drop when transitioning to No Frequency or Pass-Through Mode, where V_{AUX} is no longer a closed loop regulated voltage and drops to V_{NFM} – I_{LOAD}R_{SWP}. For No Frequency or Pass-Through, ΔV_{AUX}/ ΔV_{IN} = 1.



ELECTRICAL CHARACTERISTICS (BOOST ONLY) (continued)

over recommended operating conditions (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------------|---|--|------|----------------------------|------|------|
| | Hysteresis | | | 200 | | mV |
| V_{NFM} | No-frequency mode input voltage threshold (Boost SYNC MOSFET always on) | V _{IN} rising | 4.9 | 5.05 | 5.17 | V |
| | Hysteresis | | | 75 | | mV |
| | Maximum duty cycle | | | 85 | | % |
| | Minimum controllable on-time | | | 85 | | ns |
| PULSE FR | REQUENCY MODE (PFM) | | | | · | |
| IIND _{LOW} | Demanded peak current to enter PFM mode | Peak inductor current, falling | | 420 | | mA |
| AUX _{LOW} | AUX too low comparator threshold | Resume switching due to AUX, falling | | 0.98 * V _{AUX} | | V |
| POWERST | rage . | • | | | | |
| | Switch on resistance (SWN) | | | | 120 | mΩ |
| I _{SW} | Peak switch current limit (SWN MOSFET) | | 3 | 4.5 | 6 | А |
| | Switch on resistance (SWP) | $V_{sg} = V_{MAX}$ | | | 125 | mΩ |
| | Switch on resistance (SWP + USB) | $V_{IN} > V_{NFM}$ | | 125 | 185 | mΩ |
| START UF | b (3) | | | | | |
| I _{START} | Constant current | | | | 0.1 | Α |
| V _{EXIT} | Constant current exit threshold (V _{IN} –V _{AUX}) | | | 700 | | mV |
| t _{startup} | Boost startup time | V _{IN} = 5.1 V, C _{OUT} = 150 μF | | 25 | 40 | ms |
| | NABLE (EN) | | | | · | |
| | Enable threshold, boost converter | | 0.7 | | 1 | V |
| I _{EN} | Input current | V _{EN} = 0 V or 5.5 V | -0.5 | | 0.5 | μA |

⁽³⁾ V_{AUX} pin must be unloaded during startup.

ELECTRICAL CHARACTERISTICS (USB1/2 ONLY)

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | |
|---------------------|-------------------------------|---|------|-----|------|------|--|--|
| USB1, USB2 | | | | | | | | |
| r _{DS(on)} | USB switch resistance | | | | 80 | mΩ | | |
| t _r | Rise time, output | V_{AUX} = 5.1 V, C_L = 100 μ F, R_L = 10 Ω | | 2 | 3 | ms | | |
| t _f | Fall time, output | V_{AUX} = 5.1 V, C_L = 100 μ F, R_L = 10 Ω | | 2.5 | 3.5 | ms | | |
| V _{USB1/2} | USB1/2 output voltage | Including ripple C _L = 100 µF | 4.75 | | 5.25 | mV | | |
| USB ENA | ABLE (ENUSB1, ENUSB2) | | | | · | | | |
| | Enables threshold, USB switch | | 0.7 | | 1 | V | | |
| I _{ENUSB} | Input current | V _{ENUSB} = 0 V or 5.5 V | -0.5 | | 0.5 | μΑ | | |
| | Turnon time | $C_L = 100 \ \mu F, \ R_L = 10 \ \Omega$ | | | 5 | ms | | |
| | Turnoff time | $C_L = 100 \ \mu F, \ R_L = 10 \ \Omega$ | | | 10 | ms | | |
| /FAULT1, | , /FAULT2 | | | | · | | | |
| | Output low voltage | I _{/FAULT} = 1 mA | | | 150 | mV | | |
| | Off-state current | V _{/FAULT} = 5.5 V | | | 1 | μA | | |

Submit Documentation Feedback

Copyright © 2009–2010, Texas Instruments Incorporated



₩營物PPS2505"供应商

ELECTRICAL CHARACTERISTICS (USB1/2 ONLY) (continued)

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | |
|------------------|------------------------------|---|------|-----|------|------|--|--|
| t _{DEG} | /FAULT deglitch | /FAULT assertion or deassertion due to over-current condition | 6 | 8 | 10 | ms | | |
| ILIM1, IL | ILIM1, ILIM2 | | | | | | | |
| | | $R_{ILIM} = 100 \text{ k}\Omega$ | 190 | | 380 | | | |
| Ios | Short-circuit output current | $R_{ILIM} = 40 \text{ k}\Omega$ | 550 | | 875 | mA | | |
| | | $R_{ILIM} = 20 \text{ k}\Omega$ | 1140 | | 1700 | | | |

ELECTRICAL CHARACTERISTICS (LDO AND RESET ONLY)

over recommended operating conditions (unless otherwise noted)

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|----------------|------------------------------|--|------|-------|------|------|
| LDO SI | PECIFICATIONS | | | | | |
| | Input voltage | | 3.8 | 5.1 | 5.25 | V |
| | Output voltage | Including line/load regulation | 3.2 | 3.3 | 3.4 | V |
| | DC accuracy | | | | ±3 | % |
| | Line regualtion | I _{LOAD} : 200 mA | | | 5 | mV |
| | Line transient | 500 mV step at 50 mV/μs | | | 15 | mV |
| | Load regulation | | | | 20 | mV |
| | Load transient | I _{LOAD} : 0 mA - 200 mA in 1 μs | | | 120 | mV |
| | Dropout voltage | | | | 300 | mV |
| | Output overshoot | | | | 3 | % |
| t _r | Rise time, output | $V_{AUX} = 5.1 \text{ V}, C_L = 1 \mu\text{F}$ | | | 200 | μs |
| t _f | Fall time, output | $V_{AUX} = 5.1 \text{ V}, C_L = 1 \mu\text{F}$ | | | 1 | ms |
| Ios | Short-circuit output current | | 350 | | 800 | mA |
| | PSRR | 20 Hz < f < 20 kHz, I _L = 100 mA | | 40 | | dB |
| RESET | SPECIFICATIONS | | | | | |
| | Thursday | V _{LDOOUT} rising | 3.09 | 3.1 | 3.11 | V |
| | Threshold voltage | V _{LDOOUT} falling | 2.91 | 2.975 | 3.03 | V |
| | Deglitch timing | Low to high transition | 150 | 175 | 200 | ms |
| | Internal pull-up resistance | | 8 | 10 | 12 | kΩ |

Copyright © 2009–2010, Texas Instruments Incorporated



TERMINAL FUNCTIONS

| TERM | IINAL | TYPE ⁽¹⁾ | DECORIDATION |
|----------------|-------|---------------------|--|
| NAME | NO. | TYPE | DESCRIPTION |
| PGND | 1 | Р | Source connection for the internal low-side boost converter power switch. Connect to GND with a low impedance connection to the input and output capacitors. |
| IN | 2 | 1 | Input supply voltage for boost converter. |
| EN | 3 | 1 | Enable input for boost converter. Tie to IN to enable. |
| GND | 4 | Р | Control / logic ground. Must be tied to PGND close to the IC externally. |
| ILIM1 | 5 | I | Program the nominal USB1 switch current-limit threshold with a resistor to GND. |
| ILIM2 | 6 | 1 | Program the nominal USB2 switch current-limit threshold with a resistor to GND. |
| /FAULT1 | 7 | 0 | Active low USB1 fault indicator (open drain). |
| ENUSB1 | 8 | 1 | Enable input for the USB1 switch. Tie to IN or AUX to enable. |
| RESET | 9 | 0 | Active low LDO output good indicator (open drain). |
| LDOOUT | 10 | 0 | Fixed 3.3-V LDO output. Connect a low-ESR ceramic capacitor from LDOOUT to GND. |
| LDOIN | 11 | I | Input supply voltage for LDO. Connect to AUX. |
| ENLDO | 12 | 1 | Enable input for the LDO. Tie to AUX to enable. |
| /FAULT2 | 13 | 0 | Active low USB2 fault indicator (open drain). |
| ENUSB2 | 14 | I | Enable input for the USB2 switch. Tie to IN or AUX to enable. |
| USB2 | 15 | 0 | Output of the USB2 power switch. Connect to the USB2 port. |
| USB1 | 16 | 0 | Output of the USB1 power switch. Connect to the USB1 port. |
| USB1 | 17 | 0 | Output of the USB1 power switch. Connect to the USB1 port. |
| AUX | 18 | 0 | Fixed 5.1-V boost converter output. Connect a low-ESR ceramic capacitor from AUX to PGND. |
| SW | 19 | Р | Boost and rectifying switch input. This node is switched between PGND and AUX. Connect the boost inductor from IN to SW. |
| SW | 20 | Р | Boost and rectifying switch input. This node is switched between PGND and AUX. Connect the boost inductor from IN to SW. |
| THERMAL PAD | _ | _ | Internally connected to PGND. Must be soldered to board ground for thermal dissipation. |

(1) I = Input; O = Output; P = Power

RGW PACKAGE (TOP VIEW) SW S B1 PGND I USB2 IN | ENUSB2

PAD


/FAULT2

ENLDO LDOIN

EN

GND

ILIM1





<u>www</u>铈可PS2505"供应商

PGND

PGND is the internal ground connection for the source of the low-side N-channel MOSFET in the boost converter. Connect PGND to an external plane near the ground connection of the input and output capacitors to minimize parasitic effects due to high switching currents of the boost converter. Connect PGND to GND and the thermal pad externally at a single location to provide a star-point ground. See LAYOUT RECOMMENDATIONS for further details.

IN

IN is the input voltage supply for the boost converter. Connect a 10-µF ceramic capacitor (minimum) from IN to PGND. See COMPONENT RECOMMENDATIONS for further details on selecting the input capacitor.

EN

EN is a logic-level input that enables the boost converter. Pull EN above 1 V to enable the device and below 0.7 V to disable the device. EN also disables the USB switches and LDO.

GND

Signal and logic circuits of the TPS2505 are referenced to GND. Connect GND to a quiet ground plane near the device. An optional 0.1-µF capacitor can be connected from VIN to GND close the device to provide local decoupling. Connect GND and PGND to the thermal pad externally at a single location to provide a star-point ground. See LAYOUT RECOMMENDATIONS for further details.

ILIM_{1/2}

Connect a resistor from ILIM1/2 to GND to program the current-limit threshold of the USB switches. Place this resistor as close to the device as possible to prevent noise from coupling into the internal circuitry. Do not drive ILIM1/2 with an external source. The current-limit threshold is proportional to the current through the RILIM resistor. See Programming the Current-Limit Threshold Resistor $R_{\rm ILIM}$ for details on selecting the current-limit resistor.

RESET

The RESET output indicates when the LDO output reaches 3.1 V. It has a 175-ms delay for deglitch in the low to high transition. The output has in internal $10-k\Omega$ pull-up resistor to the LDO output.

LDOOUT

LDOOUT is the LDO output. Internal feedback regulates LDOOUT to 3.3 V. Connect a 1-µF ceramic capacitor from LDOOUT to PGND for compensation. See COMPONENT RECOMMENDATIONS for further details.

LDOIN

LDOIN is the input voltage supply for the LDO. Connect a 4.7-µF ceramic capacitor from LDOIN to PGND when not powered by AUX. See COMPONENT RECOMMENDATIONS for further details on selecting the input capacitor.

ENLDO

ENLDO is a logic-level input that enables the 3.3-V LDO. Pull EN above 1 V to enable the device and below 0.7 V to disable the device. The boost converter must be enabled in order for the LDO to be enabled. The boost converter is independent of ENLDO and continues to operate even when ENLDO disables the LDO.



FAULT1/2

FAULT1/2 are open-drain outputs that indicate when the USB switches are in an overcurrent or over-temperature condition. FAULT1/2 have a fixed internal deglitch of t_{DEG} to prevent false triggering from noise or transient conditions. FAULT1/2 assert low if the USB switches remain in an overcurrent condition for longer than t_{DEG} . FAULT1/2 de-assert when the overcurrent condition is removed after waiting for the same t_{DEG} period. Over-temperature conditions bypass the internal delay period and assert/de-assert the FAULT1/2 output immediately upon entering or leaving an over-temperature condition. FAULT1/2 are asserted low when V_{AUX} falls below V_{TRIP} (4.6 V, typical).

ENUSB1/2

ENUSB1/2 are logic-level inputs that enable the USB switches. Pull ENUSB1/2 above 1 V to enable the USB switches and below 0.7 V to disable the USB switches. ENUSB1/2 only enables the USB switches. The boost converter is independent of ENUSB1/2 and continues to operate even when ENUSB disables the USB switch.

USB1/2

USB1/2 are the outputs of the USB switches and should be connected to the USB connectors to provide USB power. Although the device does not require it for operation, a bulk capacitor may be connected from USB to PGND to meet USB standard requirements. See the latest USB 2.0 specification for further details.

AUX

AUX is the boost converter output and provides power to the USB switches and to any additional load connected to AUX. Internal feedback regulates AUX to 5.1 V. Connect a 22-µF ceramic capacitor from AUX to PGND to filter the boost converter output. See COMPONENT RECOMMENDATIONS for further details. Additional external load can be connected to AUX as long as the total current drawn by the USB switches and external load does not overload the boost converter. See Determining the Maximum Allowable AUX and USB1/2 Current for details.

SW

SW is the internal boost converter connection of the low-side N-channel MOSFET drain and the high-side P-channel drain. Connect the boost inductor from IN to SW close to the device to minimize parasitic effects on the device operation.


THERMAL PAD

The thermal pad connection is used to heat-sink the device to the printed-circuit board (PCB). The thermal pad may not be connected externally to a potential other than ground because it is connected to GND internally. The thermal pad must be soldered to the PCB to remove sufficient thermal energy in order to stay within the recommended operating range of the device.




INSTRUMENTS


FUNCTIONAL BLOCK DIAGRAM





PARAMETER MEASUREMENT INFORMATION






VOLTAGE WAVEFORMS

Figure 1. Test Circuit and Voltage Waveforms

TYPICAL CHARACTERISTICS








Figure 3.

TYPICAL CHARACTERISTICS (continued)






Figure 4.





Figure 5.

Boost Startup after Enable - No Load







Figure 6.






Figure 7.



TYPICAL CHARACTERISTICS (continued)

USB1 Startup after Enable - No Load




Figure 8.

Boost Output Ripple in PFM Operation




Figure 9.

Boost Load Transient Response, 500 mA - 1 A, USB1/2 Enabled




Figure 10.

LDO RESET Deglitch Time





Figure 11.

NSTRUMENTS

TYPICAL CHARACTERISTICS (continued)






Figure 12.

Figure 13.

THEORY OF OPERATION

DESCRIPTION

This device targets applications for host-side USB devices where a 5-V power rail, required for USB operation, is unavailable. The TPS2505 integrates the functionality of a synchronous boost converter, 3.3-V LDO with power good RESET signal and dual USB switches into a monolithic integrated circuit so that lower-voltage rails can be used directly to provide USB power. The TPS2505 can also be powered by an upstream USB port as it limits the inrush current during power up to less than 100 mA to meet USB 2.0 specifications.

The boost converter is highly integrated, including the switching MOSFETs (low-side N-channel, high-side synchronous P-channel), gate-drive and analog-control circuitry, and control-loop compensation. Additional features include high-efficiency light-load operation, overload and short-circuit protection, and controlled monotonic soft start. The USB switch integrates all necessary functions, including back-to-back series N-channel MOSFETs, charge-pump gate driver, and analog control circuitry. The current-limit protection is user-adjustable by selecting the RILIM1/2 resistors from ILIM1/2 to GND.

BOOST CONVERTER

Start-Up

Input power to the TPS2505 is provided from IN to GND. The device has an undervoltage lockout (UVLO) circuit that disables the device until the voltage on IN exceeds 2.15 V (typical). The TPS2505 goes through its normal start-up process and attempts to regulate the AUX voltage to 5.1 V (typical).

The boost converter has a two-step start-up sequence. During the initial startup, the output of the boost is connected to V_{IN} through a resistive switch that limits the startup current, I_{START} , to be below 100mA. This allows the TPS2505 to be USB 2.0 compliant when powered by an upstream USB port. The boost output must be unloaded during startup. I_{START} charges the output capacitance on V_{AUX} until V_{AUX} reaches $V_{IN} - V_{EXIT}$. The converter begins to switch once V_{AUX} exceeds $V_{IN} - V_{EXIT}$. The initial duty cycle of the device is limited by a closed-loop soft start that ramps the reference voltage to the internal error amplifier to provide a controlled, monotonic start-up on V_{AUX}. The boost converter goes through this cycle any time the voltage on V_{AUX} drops below $V_{IN} - V_{EXIT}$ due to overload conditions or the boost converter re-enables after normal shutdown.



The USB switches are powered directly from V_{AUX} and turns on once the UVLO of the USB switches is met (4.3 V typical). The turn-on is controlled internally to provide a monotonic start-up on VUSB1/2.

Normal Operation

The boost converter runs at a 1-MHz fixed frequency and regulates the output voltage VAUX using a pulse-width modulating (PWM) topology that adjusts the duty cycle of the low-side N-channel MOSFET on a cycle-by-cycle basis. The PWM latch is set at the beginning of each clock cycle and commands the gate driver to turn on the low-side MOSFET. The low-side MOSFET remains on until the PWM latch is reset.

Voltage regulation is controlled by a peak-current-mode control architecture. The voltage loop senses the voltage on V_{AUX} and provides negative feedback into an internal, transconductance-error amplifier with internal compensation and resistor divider. The output of the transconductance-error amplifier is summed with the output of the slope-compensation block and provides the error signal that is fed into the inverting input of the PWM comparator. Slope compensation is necessary to prevent subharmonic oscillations that may occur in peak-current mode control architectures that exceed 50% duty cycle. The PWM ramp fed into the non-inverting input of the PWM comparator is provided by sensing the inductor current through the low-side N-channel MOSFET. The PWM latch is reset when the PWM ramp intersects the error signal and terminates the pulse width for that clock period. The TPS2505 stops switching if the peak-demanded current signal from the error amplifier falls below the zero-duty-cycle threshold of the device.

Low-Frequency Mode

The TPS2505 enters low-frequency mode above $V_{IN} = V_{LFM}$ (4.35 V typical) by reducing the dc/dc converter frequency from 1 MHz (typical) to 250 kHz (typical). Current-mode control topologies require internal leading-edge blanking of the current-sense signal to prevent nuisance trips of the PWM control MOSFET. The consequence of leading-edge blanking is that the PWM controller has a minimum controllable on-time (85 ns typical) that results in a minimum controllable duty cycle. In a boost converter, the demanded duty cycle decreases as the input voltage increases. The boost converter pulse-skips if the demanded duty cycle is less than what the minimum controllable on-time allows, which is undesirable due to the excessive increase in switching ripple. When the TPS2505 enters low-frequency mode above $V_{IN} = V_{LFM}$, the minimum controllable duty cycle is increased because the minimum controllable on-time is a smaller percentage of the entire switching period. Low-frequency mode prevents pulse skipping at voltages larger than V_{LFM} . The TPS2505 resumes normal 1-MHz switching operation when V_{IN} decreases below V_{LFM} .

One effect of reducing the switching frequency is that the ripple current in the inductor and output AUX capacitors is increased. It is important to verify that the peak inductor current does not exceed the peak switch current limit I_{SW} (4.5 A typical) and that the increase in AUX ripple is acceptable during low-frequency mode.

No-Frequency Mode

The TPS2505 enters no-frequency mode above $V_{IN} = V_{NFM}$ (5.05 V typical) by disabling the oscillator and turning on the high-side synchronous PMOS 100% of the time. The input voltage is now directly connected to the AUX output through the inductor and high-side PMOS. Power dissipation in the device is reduced in no-frequency mode because there is no longer any switching loss and no RMS current flows through the low-side control NMOS, which results in higher system-level efficiency. The boost converter resumes switching when V_{IN} falls below V_{NFM} .

Pulsed Frequency Mode (PFM) Light-Load Operation

The TPS2505 enters the PFM control scheme at light loads to increase efficiency. The device reduces power dissipation while in the PFM control scheme by disabling the gate drivers and power MOSFETs and entering a pulsed-frequency mode (PFM). PFM works by disabling the gate driver when the PFM latch is set. During this time period there is no switching, and the load current is provided solely by the output capacitor. There are two comparators that determine when the device enters or leaves the PFM control scheme. The first comparator is the PFM-enter comparator. The PFM-enter comparator monitors the peak demanded current in the inductor and allows the device to enter the PFM control scheme when the inductor current falls below IIND_{LOW} (420 mA typical). The second comparator is the AUX-low comparator. The AUX-low comparator monitors AUX and forces the converter out of the PFM control scheme and resumes normal operation when the voltage on AUX falls below AUXLOW (5 V typical). The PFM control scheme is disabled during low-frequency mode when $V_{IN} > V_{LFM}$ (4.35 V typical).

Product Folder Link(s): TPS2505



<u>**₩豐樹⁰™**PS2505"供应商</u>

Overvoltage Protection

The TPS2505 provides overvoltage protection on V_{AUX} to protect downstream devices. Overvoltage protection is provided by disabling the gate drivers and power MOSFETs when an overvoltage condition is detected. The TPS2505 uses a single AUX-high comparator to monitor the AUX voltage by sensing the voltage on the internal feedback node fed into the error amplifier. The AUX-high comparator disables the gate driver whenever the voltage on AUX exceeds the regulation point by 5% (typical). The gate driver remains disabled until the AUX voltage falls below the 5% high OVP threshold. The overvoltage protection feature is disabled when $VI_N > V_{NFM}$ (5.05 V typical) to prevent unwanted shutdown.

Overload Conditions

The TPS2505 boost converter uses multiple overcurrent protection features to limit current in the event of an overload or short-circuit condition. The first feature is the lower current-limit comparator that works on a cycle-by-cycle basis. This comparator turns off the low-side MOSFET by resetting the PWM latch whenever the current through the low-side MOSFET exceeds 4.5 A (typical). The low-side MOSFET remains off until the next switching cycle. The second feature is the upper current-limit comparator that disables switching for eight switching cycles whenever the current in the low-side MOSFET exceeds 6.7 A (typical). After eight switching cycles, the boost converter resumes normal operation. The third feature is the constant-current start-up $I_{\rm START}$ comparator that disables switching and regulates the current through the high-side MOSFET whenever the voltage on $V_{\rm AUX}$ drops below the input voltage by $V_{\rm EXIT}$ (700 mV typ). This feature protects the boost converter in the event of an output short circuit on $V_{\rm AUX}$. $I_{\rm START}$ also current-limit protects the synchronous MOSFET in no-frequency mode when $V_{\rm IN} > V_{\rm NFM}$ (5.05 V typical). The converter goes through normal start-up operation once the short-circuit condition is removed. A fourth feature is the 85% (typical) maximum-duty-cycle clamp that prevents excessive current from building in the inductor.

Determining the Maximum Allowable AUX and USB1/2 Current

The maximum output current of the boost converter out of AUX depends on several system-level factors including input voltage, inductor value, switching frequency, and ambient temperature. The limiting factor for the TPS2505 is the peak inductor current, which cannot exceed I_{SW} (3 A minimum). The cycle-by-cycle current-limit turns off the low-side NMOS as a protection mechanism whenever the inductor current exceeds I_{SW} . Figure 2 can be used as a guideline for determining the maximum total current at different input voltages. The typical plot assumes nominal conditions: 2.2- μ H inductor, 1-MHz/250-kHz switching frequency, nominal MOSFET on-resistances. The conservative plot assumes more pessimistic conditions: 1.7- μ H inductor, 925-kHz/230-kHz switching frequency, and maximum MOSFET on-resistances. The graph accounts for the frequency change from 1-MHz to 250-kHz when $V_{IN} > V_{LFM}$ (4.35 V typical) and for the no-frequency mode when $V_{IN} > V_{NFM}$ (5.05 V typical), which explains the discontinuities of the graph.

Table 2. Maximum Total DC/DC Current (I_{AUX} + I_{USB1}+ I_{USB2}) at Common Input Voltages

| INDUT VOLTAGE (V) | MAXIMUM TOTAL OUTPUT CURRENT (I _{AUX} + I _{USB1} + I _{USB2}) | | | | | | | |
|-------------------|--|--------------|--|--|--|--|--|--|
| INPUT VOLTAGE (V) | CONSERVATIVE (mA) | TYPICAL (mA) | | | | | | |
| 1.8 | 599 | 757 | | | | | | |
| 2.5 | 916 | 1113 | | | | | | |
| 2.7 | 1008 | 1216 | | | | | | |
| 3 | 1148 | 1374 | | | | | | |
| 3.3 | 1308 | 1536 | | | | | | |
| 3.6 | 1445 | 1704 | | | | | | |
| 4.35 | 1241 | 1730 | | | | | | |
| 4.5 | 1364 | 1858 | | | | | | |
| 4.75 | 1593 | 2093 | | | | | | |
| 5.05 | 2300 | 2300 | | | | | | |
| 5.25 | 2300 | 2300 | | | | | | |



USB SWITCHES

Overview

The TPS2505 integrates a current-limited, power-distribution switches using N-channel MOSFETs for applications where short circuits or heavy capacitive loads are encountered. The current-limit threshold is user-programmable between 130 mA and 1.4 A (typical) by selecting an external resistor. The device incorporates an internal charge pump and gate-drive circuitry necessary to fully enhance the N-channel MOSFETs. The internal gate drivers controls the MOSFETs turn-on to limit large current and voltage surges by providing built-in soft-start functionality. The power switches have an independent undervoltage lockout (UVLO) circuit that disables them until the voltage on AUX reaches 4.3 V (typical). Built-in hysteresis prevents unwanted on/off cycling due to input voltage drop on AUX from current surges on the output of the power switch. The power switches have an independent logic-level enable control (ENUSB1/2) that gates power-switch turn-on and bias for the charge pump, driver, and miscellaneous control circuitry. A logic-high input on ENUSB1/2 enables the drivers, control circuits, and power switches. The enable input are compatible with CMOS, TTL, LVTTL, 2.5-V, and 1.8-V logic levels.

Overcurrent Conditions

The TPS2505 power switches respond to overcurrent conditions by limiting its output current to the IOS level. The device maintains a constant output current and reduces the output voltage accordingly during an overcurrent condition. Two possible overload conditions can occur. The first condition is when a short circuit or partial short circuit is present on the output of the switch prior to device turn-on and the device is powered up or enabled. The output voltage is held near zero potential with respect to ground, and the TPS2505 ramps the output current to IOS. The TPS2505 power switches limit the current to IOS until the overload condition is removed or the device begins to cycle thermally. The second condition is when a short circuit, partial short circuit, or transient overload occurs while the device is already enabled and powered on. The current-sense amplifier is overdriven during this time and momentarily disables the power switch. The current-sense amplifier recovers and limits the output current to I_{OS}. The power switches thermally cycle if an overload condition is present long enough to activate thermal limiting in any of the foregoing cases. The power switches turns off when the junction temperature exceeds 130°C while in current-limit. The power switches remains off until the junction temperature cools 10°C and then restarts. The TPS2505 power switches cycles on/off until the overload is removed. The boost converter is independent of the power-switch thermal sense and continues to operate as long as the temperature of the boost converter remains less than 150°C and does not trigger the boost-converter thermal sense.

FAULT1/2 Response

The FAULT1/2 open-drain outputs are asserted low during an overcurrent condition that causes V_{USB} to fall below V_{TRIP} (4.6 V typical) or causes the junction temperature to exceed the shutdown threshold (130°C). The TPS2505 asserts the FAULT1/2 signals until the fault condition is removed and the power switches resume normal operation. The FAULT1/2 signals are independent of the boost converter or each other. The FAULT1/2 signals use an internal delay deglitch circuit (8-ms typical) to delay asserting the FAULT1/2 signals during an overcurrent condition. The power switches must remain in an overcurrent condition for the entire deglitch period or the deglitch timer is restarted. This ensures that FAULT1/2 are not accidentally asserted due to normal operation such as starting into a heavy capacitive load. The deglitch circuitry delays entering and leaving fault conditions. Overtemperature conditions are not deglitched and assert the FAULT1/2 signals immediately.

Undervoltage Lockout

The undervoltage lockout (UVLO) circuit disables the TPS2505 power switch until the input voltage on AUX reaches the power switch UVLO turn-on threshold of 4.3 V (typical). Built-in hysteresis prevents unwanted on/off cycling due to input-voltage drop from large current surges.

Programming the Current-Limit Threshold Resistor R_{ILIM}

The overcurrent thresholds are user programmable via external resistors. The TPS2505 uses an internal regulation loop to provide a regulated voltage on the ILIM1/2 pins. The current-limit thresholds are proportional to the current sourced out of ILIM1/2. The recommended 1% resistor range for RILIM1/2 is $16.1 \text{ k}\Omega \leq R_{\text{ILIM}} \leq 200 \text{ k}\Omega$ to ensure stability of the internal regulation loop. Many applications require that the minimum current limit is above a certain current level or that the maximum current limit is below a certain current level, so it is important to consider the tolerance of the overcurrent threshold when selecting a value for



<u>www</u>特可PS2505"供应商

RILIM1/2. The following equations and Figure 14 can be used to calculate the resulting overcurrent threshold for a given external resistor value (RILIM1/2). Figure 14 includes current-limit tolerance due to variations caused by temperature and process. However, the equations do not account for tolerance due to external resistor variation, so it is important to account for this tolerance when selecting RILIM1/2. The traces routing the RILIM1/2 resistors to the TPS2505 should be as short as possible to reduce parasitic effects on the current-limit accuracy. RILIM1/2 can be selected to provide a current-limit threshold that occurs 1) above a minimum load current or 2) below a maximum load current.

To design above a minimum current-limit threshold, find the intersection of R_{ILIM} and the maximum desired load current on the I_{OS(min)} curve and choose a value of R_{ILIM} below this value. Programming the current limit above a minimum threshold is important to ensure start up into full load or heavy capacitive loads. The resulting maximum current-limit threshold is the intersection of the selected value of RILIM1/2 and the I_{OS(max)} curve. To design below a maximum current-limit threshold, find the intersection of R_{ILIM} and the maximum desired load current on the I_{OS(max)} curve and choose a value of RILIM1/2 above this value. Programming the current limit below a maximum threshold is important to avoid current-limiting upstream power supplies, causing the input voltage bus to droop. The resulting minimum current-limit threshold is the intersection of the selected value of RILIM1/2 and the IOS(min) curve. Current-limit threshold equations (I_{OS}):

$$I_{OS(\text{max})}(mA) = \frac{27,570V}{R_{ILIM1/2}^{0.93}k\Omega}$$
(1)

$$I_{OS(typ)}(mA) = \frac{28,235V}{R_{ILIM1/2}^{0.998}k\Omega}$$
(2)

$$I_{OS(typ)}(mA) = \frac{28,235V}{R_{ILIM1/2}^{0.998}k\Omega}$$

$$I_{OS(min)}(mA) = \frac{32,114V}{R_{ILIM1/2}^{1.114}k\Omega}$$
(2)

USB Current-Limit Threshold R_{ILIM} Over Temperature and Process $(V_{IN} = 3.3 V, I_{AUX} = 0 A,$ Secondary USB Świtch Disabled)




Figure 14.



3.3-V LDO

The TPS2505 integrates a 3.3-V LDO with a maximum load capacity of 200 mA. The LDO can be powered by the AUX boost output to allow operation when there is only a low voltage supply such as an alkaline battery. The LDO will only turn on once V_{AUX} reaches the UVLO threshold. The LDO can also be connected to be powered to an external supply if no additional load to AUX is desired or to reduce power dissipation (in case the supply is lower than the 5.1-V boost output). However, the boost must be enabled to allow the LDO to operate, even if connected to a separate supply.

RESET COMPARATOR

The Reset Comparator integrated in the TPS2505 provides a power-good signal that indicates when the LDO output has reached a 3.1-V threshold. The comparator has a 175-ms deglitch delay for the low-to-high transition to prevent any glitches when the LDO is powering up. Hysteresis has been added to the comparator to increase noise immunity and avoid unwanted glitches in the output during LDO transients.

THERMAL SHUTDOWN

The TPS2505 self-protects using two independent thermal sensing circuits that monitor the operating temperatures of the boost converter and power switch independently and disable operation if the temperature exceeds recommended operating conditions. The boost converter and power switches each have an ambient thermal sensor that disables operation if the measured junction temperature in that part of the circuit exceeds 150°C. The boost converter continues to operate even if the power switch is disabled due to an over-temperature condition.

COMPONENT RECOMMENDATIONS

The main functions of the TPS2505 are integrated and meet recommended operating conditions with a wide range of external components. The following sections give guidelines and trade-offs for external component selection. The recommended values given are conservative and intended over the full range of recommended operating conditions.

Boost Inductor

Connect the boost inductor from IN to SW. The inductance controls the ripple current through the inductor. A 2.2-µH inductor is recommended, and the minimum and maximum inductor values are constrained by the integrated features of the TPS2505. The minimum inductance is limited by the peak inductor-current value. The ripple current in the inductor is inversely proportional to the inductance value, so the output voltage may fall out of regulation if the peak inductor current exceeds the cycle-by-cycle current-limit comparator (3 A minimum). Using a nominal 2.2-µH inductor allows full recommended current operation even if the inductance is 20% low (1.76 µH) due to component variation. The maximum inductance value is limited by the internal compensation of the boost-converter control loop. A maximum 4.7-µH (typical) inductor value is recommended to maintain adequate phase margin over the full range of recommended operating conditions.

IN Capacitance

Connect the input capacitance from IN to the reference ground plane (see LAYOUT RECOMMENDATIONS for connecting PGND and GND to the ground plane). Input capacitance reduces the AC voltage ripple on the input rail by providing a low-impedance path for the switching current of the boost converter. The TPS2505 does not have a minimum or maximum input capacitance requirement for operation, but a 10-µF, X7R or X5R ceramic capacitor is recommended for most applications for reasonable input-voltage ripple performance. There are several scenarios where it is recommended to use additional input capacitance:

- The output impedance of the upstream power supply is high, or the power supply is located far from the TPS2505.
- The TPS2505 is tested in a lab environment with long, inductive cables connected to the input, and transient voltage spikes could exceed the absolute maximum voltage rating of the device.
- The device is operating in PFM control scheme near V_{IN} = 1.8 V, where insufficient input capacitance may cause the input ripple voltage to fall below the minimum 1.75-V (typical) UVLO circuit, causing device turnoff. Additionally, it is good engineering practice to use an additional 0.1-μF ceramic decoupling capacitor close to the IC to prevent unwanted high-frequency noise from coupling into the device.



₩營物PS2505"供应商

AUX Capacitance

Connect the boost-converter output capacitance from AUX to the reference ground plane. The AUX capacitance controls the ripple voltage on the AUX rail and provides a low-impedance path for the switching and transient-load currents of the boost converter. It also sets the location of the output pole in the control loop of the boost converter. There are limitations to the minimum and maximum capacitance on AUX. The recommended minimum capacitance on AUX is a 22- μ F, X5R or X7R ceramic capacitor. A 10-V rated ceramic capacitor is recommended to minimize the capacitance derating loss due to dc bias applied to the capacitor. The low ESR of the ceramic capacitor minimizes ripple voltage and power dissipation from the large, pulsating currents of the boost converter and provides adequate phase margin across all recommended operating conditions. In some applications, it is desirable to add additional AUX capacitance. Additional AUX capacitance reduces transient undershoot/overshoot voltages due to load steps and reduces AUX ripple in the PFM control scheme. Adding AUX capacitance changes the control loop, resulting in reduced phase margin, so it is recommended that no more than 220 μ F of additional capacitance be added in parallel to the 22- μ F ceramic capacitor. The combined output capacitance on AUX and USB should not exceed 500 μ F.

USB Capacitance

Connect the USB1/2 capacitances from USB1/2 to the reference ground plane. The USB1/2 capacitances are on the outputs of the power switches and provide energy for transient load steps. The TPS2505 does not require any USB capacitance for operation. Additional capacitance can be added on USB1/2 outputs, but it is recommended to not exceed 220 μF to maintain adequate phase margin for the boost converter control loop. The combined output capacitance on AUX and USB should not exceed 500 μF . USB applications require a minimum of 120 μF on downstream facing ports.

ILIM1/2 and FAULT1/2 Resistors

Connect the ILIM1/2 resistors from ILIM1/2 to the reference ground plane. The ILIM1/2 resistors programs the current-limit threshold of the USB power switches (see Programming the Current-Limit Threshold Resistor R_{ILIM}). The ILIM1/2 pins are the output of internal linear regulators that provide a fixed 400-mV output. The recommended nominal resistor value using 1% resistors on ILIM1/2 is 16.1 k $\Omega \leq R_{ILIM} \leq 200$ k Ω . This range should be adjusted accordingly if 1% resistors are not used. Do not overdrive ILIM1/2 with an external voltage or connect directly to GND. Connect the ILIM1/2 resistors as close to the TPS2505 as possible to minimize the effects of parasitics on device operation. Do not add external capacitance on the ILIM1/2 pins. The ILIM1/2 pins should not be left floating. Connect the FAULT1/2 resistors from the FAULT1/2 pins to an external voltage source such as V_{AUX} or V_{IN} . The FAULT1/2 pins are open-drain outputs capable of sinking a maximum current of 10 mA continuously. The FAULT1/2 resistors should be sized large enough to limit current to under 10 mA continuously. Do not tie FAULT1/2 directly to an external voltage source. The maximum recommended voltage on FAULT1/2 is 6.5 V. The FAULT1/2 pin can be left floating if not used.


LAYOUT RECOMMENDATIONS


Layout is an important design step due to the high switching frequency of the boost converter. Careful attention must be applied to the PCB layout to ensure proper function of the device and to obtain the specified performance. Potential issues resulting from poor layout techniques include wider line and load regulation tolerances, EMI noise issues, stability problems, and USB current-limit shifts. It is critical to provide a low-impedance ground path that minimizes parasitic inductance. Wide and short traces should be used in the high-current paths, and components should be placed as close to the device as possible. Grounding is an important part of the layout. The device has a PGND and a GND pin. The GND pin is the quiet analog ground of the device and should have its own separate ground pour; connect the quiet signals to GND including the RILIM1/2 resistors and any input decoupling capacitors to the GND pour. It is important that the RILIM1/2 resistors be tied to a quiet ground to avoid unwanted shifts in the current-limit threshold. The PGND pin is the high-current power-stage ground; the ground pours of the output (AUX) and bulk input capacitors should be tied to PGND. PGND and GND should to be tied together in one location at the IC thermal pad, creating a star-point ground.


The output filter of the boost converter is also critical for layout. The inductor and AUX capacitors should be placed to minimize the area of current loop through AUX–PGND–SW.The layout for the TPS2505EVM evaluation board is shown in Figure 15 and should be followed as closely as possible for best performance.

Copyright © 2009–2010, Texas Instruments Incorporated












Figure 15. Layout Example for TPS2505 Application – 4 Layer Board

APPLICATION INFORMATION

STEP-BY-STEP DESIGN PROCEDURE

The following design procedure provides an example for selecting component values for the TPS2505.

The following design parameters are needed as inputs to the design process.

- · Input voltage range
- Output voltage on AUX
- Input ripple voltage
- Output ripple voltage on AUX
- · Output current rating of AUX rail
- Output current rating of USB rail
- · Nominal efficiency target
- Operating frequency

A power inductor, input and output filter capacitors, and current-limit threshold resistor are the only external components required to complete the TPS2505 boost-converter design. The input ripple voltage, AUX ripple voltage, and total output current affect the selection of these components.

This design example assumes the following input specifications.

| PARAMETER | EXAMPLE VALUE | | | |
|---|--------------------------|--|--|--|
| Input voltage range (V _{IN}) | 2.7 V to 4.2 V | | | |
| AUX voltage (V _{AUX}) | 5.1 V (internally fixed) | | | |
| Input ripple voltage (ΔV_{IN}) | 15 mV | | | |
| AUX ripple voltage (ΔV_{AUX}) | 50 mV | | | |
| AUX current (I _{AUX}) | 0.3 A | | | |
| LDO current (ILDO) (powered from AUX) | 0.1 A | | | |
| USB1 current (I _{USB1}) | 0.5 A | | | |
| USB2 current (I _{USB2}) | 0.1 A | | | |
| Total current (I _{TOTAL} = I _{AUX} + I _{LDO} + I _{USB1} + I _{USB2}) | 1 A | | | |
| Efficiency target, nominal | 90% | | | |
| Switching frequency (f _{SW}) | 1 MHz | | | |

SWITCHING FREQUENCY

The switching frequency of the TPS2505 is internally fixed at 1 MHz for the specified V_{IN} range.

AUX VOLTAGE

The AUX voltage of the TPS2505 is internally fixed at 5.1 V.

DETERMINE MAXIMUM TOTAL CURRENT (I_{AUX} + I_{LDO} + I_{USB1} + I_{USB2})

Using Figure 2, the maximum total current at $V_{IN} = 2.7 \text{ V}$ is 1 A using the conservative line. The design requirements are met for this application.

POWER INDUCTOR

The inductor ripple current, Δi , should be at least 20% of the average inductor current to avoid erratic operation of the peak-current-mode PWM controller. Assume an inductor ripple current, Δi , which is 30% of the average inductor current and a power-converter efficiency, η , of 90%. Using the minimum input voltage, the average inductor current at $V_{IN} = 2.7 \text{ V}$ is:

$$I_{IN} = \frac{V_{AUX} \times I_{TOTAL}}{V_{IN} \times \eta} = \frac{5.1V \times 1A}{2.7V \times 0.9} = 2.1A$$
(4)

Copyright © 2009–2010, Texas Instruments Incorporated






Figure 16. Waveform of Current in Boost Inductor

The corresponding inductor ripple current is:

$$\Delta i = 0.3 \times I_{IN} = 0.3 \times 2.1A = 630 mA \tag{5}$$

Verify that the peak inductor current is less than the 3-A peak switch current:

$$I_{L_{-}pk} = I_{IN} + \frac{\Delta i}{2} = 2.42A < 3A \tag{6}$$

The following equation estimates the duty cycle of the low-side SWN MOSFET:

$$D = \frac{t_{on}}{t_{on} + t_{off}} = \frac{V_{AUX} - V_{IN} + I_{IN} \times (R_{SWP} + R_L)}{V_{AUX} + V_{IN} \times (R_{SWP} + R_{SWN})} = \frac{5.1V - 2.7V + 2.1A \times (0.1\Omega + 0.07\Omega)}{5.1V + 2.1A \times (0.1\Omega + 0.1\Omega)} = 0.54$$
(7)

where R_{SWN} is the low-side control MOSFET on-resistance, R_{SWP} is the high-side synchronous MOSFET on-resistance, and R_L is an estimate of the inductor dc resistance.

The following equation calculates the recommended inductance for this design.

$$L = \frac{V_{IN} \times D}{f \times \Delta i} = \frac{2.7V \times 0.54}{1 \times 10^6 \, Hz \times 0.63 \, A} = 2.31 \mu H \tag{8}$$

The rms inductor current is:

$$I_{L_{_RMS}} = \sqrt{I_{IN}^2 + \left(\frac{\Delta i}{2\sqrt{3}}\right)^2} = \sqrt{(2.1A)^2 + \left(\frac{0.63A}{2\sqrt{3}}\right)^2} = 2.11A$$
(9)

Select a Coilcraft LPS4018-222ML inductor. This 2.2-µH inductor has a saturation current rating of 2.7 A and an rms current rating of 2.3 A. See COMPONENT RECOMMENDATIONS for specific additional information.

OUTPUT AUX CAPACITOR SELECTION

The AUX output capacitor, C_{AUX} , discharges during the PWM MOSFET on-time, resulting in an output ripple voltage of ΔV_{AUX} . ΔV_{AUX} is largest at maximum load current.

$$C_{AUX} = \frac{D \times I_{TOTAL}}{f \times \Delta V_{AUX}}$$
 (10)

$$C_{AUX_min} = \frac{0.54 \times 1A}{1 \times 10^6 \, Hz \times 50 \, mV} = 10.8 \, \mu F \tag{11}$$

Ceramic capacitors exhibit a dc bias effect, whereby the capacitance falls with increasing bias voltage. The effect is worse for capacitors in smaller case sizes and lower voltage ratings. X5R and X7R capacitors exhibit less DC bias effect than Y5V and Z5U capacitors.



www.描emPS2505"供应商

Select a TDK C3225X5R1A226M 22- μ F, 10-V X5R ceramic capacitor to allow for a 50% drop in capacitance due to the dc bias effect. See COMPONENT RECOMMENDATIONS for specific additional information.

OUTPUT USB1/2 CAPACITOR SELECTION

The USB1/2 output capacitors provide energy during a load step on the USB outputs. The TPS2505 does not require a USB output capacitor, but many USB applications require that downstream-facing ports be bypassed with a minimum of $120-\mu F$, low-ESR capacitance.

Select a Panasonic EEVFK1A151P 150-μF, 10-V capacitor.

INPUT CAPACITOR SELECTION

The ripple current through the input filter capacitor is equal to the ripple current through the inductor. If the ESL and ESR of the input filter capacitor are ignored, then the required input filter capacitance is:

$$C_{IN} = \frac{\Delta i}{8 \times f \times \Delta V_{IN}} = \frac{630 mA}{8 \times 1 \times 10^6 \, Hz \times 15 mV} = 5.25 \, \mu F \tag{12}$$

Select a TDK C2012X5R1A106K 10- μ F, 10-V, X5R, size 805 ceramic capacitor. The capacitance drops 20% at 3.3-V bias, resulting in an effective capacitance of 8 μ F.

An additional 0.1-µF ceramic capacitor should be placed locally from IN to GND to prevent noise from coupling into the device if the input capacitor cannot be located physically near to the device.

In applications where long, inductive cables connect the input power supply to the device, additional bulk input capacitance may be necessary to minimize voltage overshoot. See COMPONENT RECOMMENDATIONS for specific additional information.

CURRENT-LIMIT THRESHOLD RESISTOR RILIM

The current-limit threshold I_{OS} of the power switches are externally adjustable by selecting the RILIM1/2 resistors. To eliminate the possibility of false tripping, RILIM1/2 should be selected so that the minimum tolerance of the current-limit threshold is greater than the maximum specified USB load, I_{USB} .

It is also important to account for I_{OS} shifts due to variation in VIN and I_{AUX} . This shift due to the additional loading in AUX can add up to ± 75 mA of variation to the I_{OS} as calculated according to Programming the Current-Limit Threshold Resistor R_{ILIM} . Select RILIM1 so that the minimum current-limit threshold equals 600 mA to ensure a minimum I_{USB1} current-limit threshold of 525 mA. In the same way, select RILIM2 so that the minimum current-limit threshold equals 200 mA to ensure a minimum I_{USB2} current-limit threshold of 125 mA.

$$R_{ILIM1/2} = \left(\frac{32.114}{I_{OS\,\text{min}}}\right)^{\frac{1}{1.114}} \tag{13}$$

$$R_{ILIM1} = \left(\frac{32.114}{600mA}\right)^{\frac{1}{1.114}} = 35.62k\Omega \tag{14}$$

$$R_{ILIM2} = \left(\frac{32.114}{200mA}\right)^{\frac{1}{1.114}} = 95.49k\Omega \tag{15}$$

Choose the next smaller 1% resistor, which are 34.8 k Ω for RLIM1 and 95.3 k Ω for RLIM2.



PACKA

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/ Ball Finish | MSL Pea |
|------------------|-----------------------|--------------|--------------------|------|-------------|----------------------------|----------------------|--------------|
| TPS2505B1RGWR | ACTIVE | VQFN | RGW | 20 | 3000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-2-2600 |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical art I and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu




查询"JPS2505"供应商

20-Jul-2010

TAPE AND REEL INFORMATION





| Α | 0 | Dimension designed to accommodate the component width |
|----|---|---|
| В | 0 | Dimension designed to accommodate the component length |
| | | Dimension designed to accommodate the component thickness |
| ٧ | ٧ | Overall width of the carrier tape |
| ГР | 1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal


| Device | Package Type | Package Drawing | | | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| TPS2505B1RGWR | VQFN | RGW | 20 | 3000 | 330.0 | 12.4 | 5.3 | 5.3 | 1.5 | 8.0 | 12.0 | Q2 |

20-Jul-2010



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| TPS2505B1RGWR | VQFN | RGW | 20 | 3000 | 346.0 | 346.0 | 29.0 |



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5—1994.

- B. This drawing is subject to change without notice.
- C. Quad Flat pack, No-leads (QFN) package configuration
- The package thermal pad must be soldered to the board for thermal and mechanical performance..
 - See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- E. Falls within JEDEC MO-220.




PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View


NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions



RGW (S-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- All linear dimensions are in millimeters.
- This drawing is subject to change without notice.
- Publication IPC-7351 is recommended for alternate designs.
- This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- Customers should contact their board fabrication site for solder mask tolerances.



查询"TPS2505"供应商

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|-----------------------------|------------------------|------------------------------|-----------------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DLP® Products | www.dlp.com | Communications and Telecom | www.ti.com/communications |
| DSP | <u>dsp.ti.com</u> | Computers and Peripherals | www.ti.com/computers |
| Clocks and Timers | www.ti.com/clocks | Consumer Electronics | www.ti.com/consumer-apps |
| Interface | interface.ti.com | Energy | www.ti.com/energy |
| Logic | logic.ti.com | Industrial | www.ti.com/industrial |
| Power Mgmt | power.ti.com | Medical | www.ti.com/medical |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| RFID | www.ti-rfid.com | Space, Avionics & Defense | www.ti.com/space-avionics-defense |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf | Video and Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless-apps |