Not Intended For New Designs

T-46-07-07



查询"100135DC"供应商

## 100135

# Triple J-K Flip-Flop

## **General Description**


The 100135 contains three J-K, edge-triggered masterslave flip-flops with true and complement outputs. All have individual Clock (CPn), Clear (Cn), and Set (Sn) inputs. Clocking occurs on the rising edge of CPn. All inputs have 50 k $\Omega$  pull-down resistors.

## **Features**

- Toggle frequency 750 MHz Typical
- Propagation delay 2.2 ns max
- Outputs specified to drive a  $50\Omega$  load

## Ordering Code: See Section 6

## **Logic Symbol**




19-17 3	
Pin Names	Description
J <sub>0</sub> -J <sub>2</sub>	Inputs
K <sub>0</sub> -K <sub>2</sub>	K Inputs
S <sub>0</sub> -S <sub>2</sub>	Direct Set Inputs
C <sub>0</sub> -C <sub>2</sub>	Direct Clear Inputs
CP <sub>0</sub> -CP <sub>2</sub>	Clock inputs
Q <sub>0</sub> -Q <sub>2</sub>	Data Outputs
G₀-Q₂	Complementary Data Outputs

DZSC.COM

## **Connection Diagrams**






- CPo

Q<sub>0</sub>

TL/F/9854-2

TL/F/9854-1

3-19



#### **Absolute Maximum Ratings**

Above which the useful life may be impaired. (Note 1)

If Military/Aerospace specified devices are required, please contact in the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature -65°C to +150°C

Maximum Junction Temperature (T<sub>J</sub>) + 150°C

Case Temperature under Bias (T<sub>C</sub>) 0°C to +85°C V<sub>EE</sub> Pin Potential to Ground Pin -7.0V to +0.5V Input Voltage (DC) V<sub>EE</sub> to +0.5V Output Current (DC Output HIGH) -50 mA Operating Range (Note 2) -5.7V to -4.2V

#### **DC Electrical Characteristics**

 $V_{EE} = -4.5V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0^{\circ}C$  to  $+85^{\circ}C$  (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Conditions (Note 4)		
V <sub>OH</sub>	Output HIGH Voltage	-1025	025 -955 -880		mV	V <sub>IN</sub> = V <sub>IH (Max)</sub> Loading wi		
V <sub>OL</sub>	Output LOW Voltage	-1810	-1705	-1620	""	Or VIL (Min)	50Ω to −2.0V	
V <sub>OHC</sub>	Output HIGH Voltage	-1035				VIN = VIH(Min)	Loading with 50Ω to -2.0V	
V <sub>OLC</sub>	Output LOW Voltage			~1610	mV	or V <sub>IL (Max)</sub>		
V <sub>IH</sub>	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs		
V <sub>IL</sub>	Input LOW Voltage	-1810		1475	m۷	Guaranteed LOW Signal for All Inputs		
lլլ	Input LOW Current	0.50	,		μΑ	$V_{IN} = V_{IL (Min)}$	····	

#### **DC Electrical Characteristics**

 $V_{EE} = -4.2V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0^{\circ}C$  to  $+85^{\circ}C$  (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Conditions (Note 4)		
V <sub>OH</sub>	Output HIGH Voltage	-1020		-870	m∨	V <sub>IN</sub> = V <sub>IH (Max)</sub>	Loading with	
VOL	Output LOW Voltage	-1810		-1605	. 1114	or V <sub>IL (Min)</sub>	50Ω to −2.0V	
V <sub>OHC</sub>	Output HIGH Voltage	-1030	* * * * * * * * * * * * * * * * * * * *	· .	mV	V <sub>IN</sub> = V <sub>IH (Min)</sub>	Loading with	
V <sub>OLC</sub>	Output LOW Voltage	***		- 1595	mv	or V <sub>IL (Max)</sub>	50Ω to −2.0V	
V <sub>IH</sub>	Input HIGH Voltage	-1150		⊢870	mV	Guaranteed HIGH Signal for All Inputs		
V <sub>IL</sub>	Input LOW Voltage	-1810	,	 1475	mV	Guaranteed LOW Signal for All Inputs		
l <sub>IL</sub>	Input LOW Current	0.50			μΑ	$V_{IN} = V_{IL  (Min)}$		

## **DC Electrical Characteristics**

 $V_{EE} = -4.8V$ ,  $V_{CC} = V_{CCA} = GND$ ,  $T_{C} = 0^{\circ}C$  to  $+85^{\circ}C$  (Note 3)

Symbol	Parameter	Min	Тур	Max	Units	Conditions (Note 4)		
V <sub>OH</sub>	Output HIGH Voltage	-1035	-	-880	mV	V <sub>IN</sub> = V <sub>IH (Max)</sub> Loading wi		
V <sub>OL</sub>	Output LOW Voltage	-1830	Ï	-1620	1110	or V <sub>IL (Min)</sub>	50Ω to -2.0V	
V <sub>OHC</sub>	Output HIGH Voltage	-1045			m∨		Loading with	
V <sub>OLC</sub>	Output LOW Voltage			-1610	mv		50Ω to -2.0\	
VIH	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs		
V <sub>IL</sub>	Input LOW Voltage	-1830		-1490	mV	Guaranteed LOW Signal for All Inputs  V <sub>IN</sub> = V <sub>IL (Min)</sub>		
l <sub>1L</sub>	Input LOW Current	0.50			μА			

Note 1: Absolute maximum ratings are those values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Parametric values specified at -4.2V to -4.8V

Note 3: The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

Note 4: Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

#### **DC Electrical Characteristics** $V_{EE} = -4.2V$ to -4.8V unless otherwise specified, $V_{CC} = V_{CCA} = GND$ , $T_C = 0^{\circ}C$ to $+85^{\circ}C$ Conditions Min Тур Max Units 查对的01100135D (Parents)方 Input HIGH Current μΑ VIN = VIH (Max) 350 All Inputs Inputs Open - 195 -150-90mΑ Power Supply Current **IEE** Ceramic Dual-In-Line Package AC Characteristics $V_{EE} = -4.2V$ to -4.8V, $V_{CC} = V_{CCA} = GND$ T<sub>C</sub> = +85°C $T_{C} = 0^{\circ}C$ T<sub>C</sub> = +25°C Units Conditions **Parameter** Symbol Max Min Max Min Min Max MHz Figure 1 600 600 600 Toggle Frequency f<sub>max</sub> Propagation Delay tplH 2.20 ns Figures 2 and 3 0.70 0.70 2.20 0.70 2.00 CPn to Output t<sub>PHL</sub> Propagation Delay 0.90 2.40 t<sub>PLH</sub> $CP_n = L, CP_n = H$ 0.90 2.00 ns 0.90 1.80 C<sub>n</sub>, S<sub>n</sub> to Output **tPHL Transition Time t**TLH 0.30 0.30 1.40 1.40 ns 0.30 1.40 20% to 80%, 80% to 20% **t**THL Setup Time ts 0.90 0.70 0.90 ns Jn, Kn to CPn Figures 2 and 3 1.50 1.30 1.50 Cn, Sn (Release Time) **Hold Time** $t_{\text{H}}$ 0.80 0.80 ns 0.80 J<sub>n</sub>, K<sub>n</sub> to CP<sub>n</sub> Pulse Width HIGH 2.00 2.00 2.00 ns t<sub>pw</sub>(H) CPn, Cn, Sn **Cerpak AC Characteristics** $V_{FF} = -4.2V \text{ to } -4.8V, V_{CC} = V_{CCA} = GND$

Symbol	Parameter	T <sub>C</sub> = 0°C		T <sub>C</sub> = +25°C		T <sub>C</sub> = +85°C		Units	Conditions
		Min	Max	Min	Max	Min	Max	O.I.Co	
max	Toggle Frequency	650		650		650		MHz	Figure 1
PLH PHL	Propagation Delay CP <sub>n</sub> to Output	0.70	2.00	0.70	1.80	0.70	2.00	ns	Figures 2 and 3
PLH PHL	Propagation Delay C <sub>n</sub> , S <sub>n</sub> to Output	0.90,	1.60	0.90	1.80	0.90	2.20	ns	$CP_n = L, CP_n = F$
t <sub>TLH</sub> t <sub>THL</sub>	Transition Time 20% to 80%, 80% to 20%	0.30	1.30	0.30	1.30	0.30	1.30	ns	
t <sub>S</sub>	Setup Time J <sub>n</sub> , K <sub>n</sub> to CP <sub>n</sub> C <sub>n</sub> , S <sub>n</sub> (Release <b>Time)</b>	0.80 1.40		0.60 1.20	4	0.80 1.40		ns	Figures 2 and 3
t <sub>H</sub>	Hold Time J <sub>n</sub> , K <sub>n</sub> to CP <sub>n</sub>	0.70		0.70		0.70		ns	
t <sub>pw</sub> (H) ∵	Pulse Width HIGH	2.00		2.00		2.00		ns	

