

## NIXIN

## 1MHz, 1% Accurate, 6A Internal Switch Step-Down Regulators

#### **General Description**

The MAX1945R/MAX1945S high-efficiency pulse-width modulation (PWM) switching regulators deliver up to 6A of output current. The devices operate from an input supply range of 2.6V to 5.5V and provide selectable output voltages of 1.8V, 2.5V, and adjustable output voltages from 0.8V to 85% of the supply voltage. With VCC at 3.3V/5V, the input voltage can be as low as 2.25V. The MAX1945R/MAX1945S are ideal for onboard post-regulation applications. Total output voltage error is less than ±1% over load, line, and temperature.

The MAX1945R/MAX1945S operate at a selectable fixed frequency (500kHz or 1MHz) or can be synchronized to an external clock (400kHz to 1.2MHz). The high operating frequency minimizes the size of external components. The high bandwidth of the internal error amplifier provides excellent transient response. The MAX1945R/MAX1945S have internal dual N-channel MOSFETs to lower heat dissipation at heavy loads. Two MAX1945R/MAX1945Ss can operate 180 degrees out-of-phase of each other to minimize input capacitance. The devices provide output voltage margining for board-level testing. The MAX1945R provides a ±4% voltage margining. The MAX1945S provides a ±9% voltage margining.

The MAX1945R/MAX1945S are available in 28-pin TSSOP-EP packages and are specified over the -40°C to +85°C industrial temperature range. An evaluation kit is available to speed designs.

#### **Applications**

Low-Voltage, High-Density Distributed Power Supplies

ASIC, CPU, and DSP Core Voltages

RAM Power Supply

Base Station, Telecom, and Networking Equipment Power Supplies

Server and Notebook Power Supplies

Pin Configuration appears at end of data sheet.


#### **Features**

- ♦ 6A PWM Step-Down Regulator with 95% Efficiency
- ♦ 1MHz/500kHz Switching for Small External Components
- ♦ 0.76in² Complete 6A Regulator Footprint
- ◆ External Components' Height <3mm</p>
- ♦ ±1% Output Accuracy over Load, Line, and Temperature
- ♦ Operate from 2.6V to 5.5V Supply
- ♦ Operate from 2.5V Input with V<sub>CC</sub> at 3.3V/5V
- ♦ Preset Output Voltage of 1.8V or 2.5V
- ◆ Adjustable Output from 0.8V to 85% of Input
- ♦ Voltage Margining: ±4% (MAX1945R) or ±9% (MAX1945S)
- ♦ Synchronize to External Clock
- ♦ SYNCOUT Provides 180-Degree Out-of-Phase Clock Output
- ♦ All-Ceramic or Electrolytic Capacitor Designs **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX1945REUI	-40°C to +85°C	28 TSSOP-EP*
MAX1945SEUI	-40°C to +85°C	28 TSSOP-EP*

<sup>\*</sup>EP = Exposed pad.

#### **Typical Operating Circuit**



\_\_ Maxim Integrated Products 1

MIXIM

df.dzsc.com

#### **ABSOLUTE MAXIMUM RATINGS**

CTL1, CTL2, IN, SYNC, V <sub>CC</sub> , V <sub>DD</sub> t SYNCOUT, COMP, FB, FBSEL,	o GND0.3V to +6V
REF to GND	0.3V to (V <sub>CC</sub> + 0.3V)
LX Current (Note 1)	9A to +9A
BST to LX	0.3V to +6V
PGND to GND	0.3V to +0.3V

Continuous Power Dissipation (T <sub>A</sub> = +85°C)	
(derate 23.8mW/°C above +70°C)	1191mW
Operating Temperature Range	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 1:** LX has internal clamp diodes to PGND and IN. Applications that forward bias these diodes should take care not to exceed the IC's package power dissipation limits.

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = V_{CC} = V_{CTL1} = V_{CTL2} = V_{DD} = 3.3V, SYNC = GND, FBSEL = High-Z, V_{FB} = 0.7V, C_{REF} = 0.22\mu F, T_A = 0^{\circ}C to +85^{\circ}C, unless otherwise noted. Typical values are at +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITI	ONS	MIN	TYP	MAX	UNITS
IN/V <sub>CC</sub>	•						•
Input Voltage	VIN			2.6		5.5	V
INI Cumply Current	line	SYNC = V <sub>CC</sub> (1MHz),	V <sub>IN</sub> = 3.3V		12	20	A
IN Supply Current	I <sub>IN</sub>	no load	$V_{IN} = 5.5V$		48		mA
V <sub>CC</sub> Supply Current	Icc	SYNC = V <sub>CC</sub> (1MHz)	$V_{CC} = 3.3V$		2	3	mA
VCC oupply ourient	100	31110 - 100 (111112)	$V_{CC} = 5.5V$		3		IIIA
V <sub>DD</sub> Supply Current	I <sub>DD</sub>	SYNC = V <sub>CC</sub> (1MHz)	$V_{DD} = 3.3V$		5	8	mA
VDD dappry darrent	טטי	01110 = VCC (1111112)	$V_{DD} = 5.5V$		10		1117 (
Total Shutdown Current from IN, $V_{CC}$ , and $V_{DD}$	ITOTAL	V <sub>IN</sub> = V <sub>CC</sub> = V <sub>DD</sub> = V <sub>BST</sub> CTL1 = CTL2 = GND	$- V_{LX} = 5.5V,$			500	μΑ
V <sub>CC</sub> Undervoltage Lockout	M.	When LX starts/stops	V <sub>CC</sub> rising		2.40	2.55	
Threshold	VUVLO	switching	V <sub>CC</sub> falling	2.20	2.35		V
$V_{DD}$							
V <sub>DD</sub> Shutdown Supply Current		V <sub>IN</sub> = V <sub>DD</sub> = V <sub>BST</sub> = 5.5V, V <sub>LX</sub> = 5.5V or 0, CTL1 = CTL2 = GND				10	μA
BST	•						
BST Shutdown Supply Current	I <sub>BST</sub>	V <sub>IN</sub> = V <sub>DD</sub> = V <sub>BST</sub> = 5.5V CTL1 = CTL2 = GND	$V_{LX} = 5.5V \text{ or } 0,$			10	μΑ
REF	•						
REF Voltage	V <sub>REF</sub>	I <sub>REF</sub> = 0, V <sub>IN</sub> = 2.6V to 5	5V	1.97	2.00	2.04	V
REF Shutdown Resistance		From REF to GND, CTL1	= CTL2 = GND		10	100	Ω
COMP							
		E ED +- 00MD	FBSEL = High-Z	30	55	85	
COMP Transconductance		From FB to COMP, $V_{COMP} = 1.25V$	FBSEL = GND	13.3	24.4	37.8	μS
		VOOIVIF - 1.20V	FBSEL = V <sub>CC</sub>	9.6	17.6	27.2	
COMP Clamp Voltage Low	V <sub>LOW</sub> _ CLAMP	V <sub>IN</sub> = 2.6V to 5.5V, V <sub>FB</sub> = 0.9V		0.5	0.8	1.1	V
COMP Clamp Voltage High	VHIGH_ CLAMP	V <sub>IN</sub> = 2.6V to 5.5V, V <sub>FB</sub> = 0.7V		1.90	2.15	2.40	V
COMP Shutdown Resistance		From COMP to GND, CT	L1 = CTL2 = GND		10	100	Ω

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{CC} = V_{CTL1} = V_{CTL2} = V_{DD} = 3.3V$ , SYNC = GND, FBSEL = High-Z,  $V_{FB} = 0.7V$ ,  $C_{REF} = 0.22\mu$ F,  $T_A = 0^{\circ}$ C to +85°C, unless otherwise noted. Typical values are at +25°C.)

PARAMETER	SYMBOL	CONDITIO	NS	MIN	TYP	MAX	UNITS	
FB		<u> </u>						
ED Danielation Voltage		1// - 0//	FBSEL = GND	1.782	1.800	1.818		
FB Regulation Voltage (Error Amp Only)	V <sub>FB</sub>	$V_{COMP} = 1V \text{ to } 2V,$ $V_{IN} = 2.6V \text{ to } 5.5V$	FBSEL = V <sub>CC</sub>	2.475	2.500	2.525	V	
(End. 7 unip Grilly)		VIIV = 2.0V to 0.0V	FBSEL = High-Z	0.792	0.800	0.808		
Maximum Output Current	I <sub>FB</sub> OUT	$V_{IN} = 3.3V, V_{OUT} = 1.8V, I$	L = 1µH	6			Α	
			$CTL1 = V_{CC},$ $CTL2 = V_{CC}$	-1		+1		
		MAX1945R, $V_{COMP} = 1V \text{ to } 2V$ , $V_{IN} = 2.6V \text{ to } 5.5V$	CTL1 = GND, CTL2 = V <sub>CC</sub>	3		5		
FB Voltage Margining Output	\\\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.\.	2.00 to 0.00	CTL1 = V <sub>CC</sub> , CTL2 = GND	-5		-3	%	
(Error Amp Only)	VMARGIN_		CTL1 = V <sub>CC</sub> , CTL2 = V <sub>CC</sub>	-1		+1	70	
		MAX1945S, V <sub>COMP</sub> = 1V to 2V, V <sub>IN</sub> = 2.6V to 5.5V	CTL1 = GND, CTL2 = V <sub>CC</sub>	8		10	1	
		VIIV = 2.6V to 6.6V	CTL1 = V <sub>CC</sub> , CTL2 = GND	-10		-8		
FB Input Resistance		FB to GND, FBSEL = GNE or FBSEL = V <sub>CC</sub> , or V <sub>FB</sub> =		25	50	100	kΩ	
FB Input Bias Current		$FBSEL = High-Z, V_{FB} = 0.$	7V		0.01	0.10	μΑ	
LX								
LX On-Resistance High	Ron_HIGH_	$V_{IN} = V_{BST} - V_{LX} = 3.3V$			26	43	mΩ	
LA OII-Hesistance Fligh	LX	$V_{IN} = V_{BST} - V_{LX} = 2.6V$			30	50	11152	
LX On-Resistance Low	Ron_Low_	V <sub>IN</sub> = 3.3V			26	43	mΩ	
EX Off Hosistatice Low	LX	V <sub>IN</sub> = 2.6V			30	50	11122	
LX Current-Sense Transresistance		From LX to COMP		43	54	65	mΩ	
LX Current-Limit Threshold		Duty cycle =100%,	High side	8.0	10.4	12.8	٨	
LX Current-Limit Threshold		$V_{IN} = 2.6V/3.3V/5.5V$	Low side	-6	-4	-2	А	
LX Leakage Current	LEAK IN	$V_{IN} = 5.5V,$	$V_{LX} = 5.5V$			100	μΔ	
LA LEARAGE GUITEIII	ILEAK_LX	CTL1 = CTL2 = GND	LX = GND	-100			μΑ	
LX Switching Frequency	fsw	$V_{IN} = 2.6V/3.3V$	SYNC = V <sub>C</sub> C	0.8	1.0	1.2	MHz	
	1300		SYNC = GND	400	500	600	kHz	
LX Minimum Off-Time	toff	$V_{IN} = 2.6V/3.3V$			155	180	ns	
LX Maximum Duty Cycle		V <sub>IN</sub> = 2.6V/3.3V	SYNC = GND	90			%	
LX Maximum Duty Cycle		, 5	$SYNC = V_{CC}$	80			,0	

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{CC} = V_{CTL1} = V_{CTL2} = V_{DD} = 3.3V$ , SYNC = GND, FBSEL = High-Z,  $V_{FB} = 0.7V$ ,  $C_{REF} = 0.22\mu F$ ,  $T_A = 0^{\circ}C$  to +85°C, unless otherwise noted. Typical values are at +25°C.)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
LV Minimum Dutu Ougla		V 0.0V/0.0V/	SYNC = GND		8.8	10.5	0/
LX Minimum Duty Cycle		$V_{IN} = 2.6V/3.3V$	SYNC = V <sub>C</sub> C		17.6		%
RMS LX Output Current						6	Α
FBSEL							
		Where 1.8V feedback	FBSEL rising		0.16	0.22	
FBSEL Input Threshold 1.8V		switches in and out, V <sub>CC</sub> = 2.6V/3.3V/5.5V	FBSEL falling	0.08	0.14		V
		Where 2.5V feedback	FBSEL rising		V <sub>CC</sub> - 0.14	V <sub>CC</sub> - 0.08	
FBSEL Input Threshold 2.5V		switches in and out, V <sub>CC</sub> = 2.6V/3.3V/5.5V	FBSEL falling	V <sub>CC</sub> - 0.22	V <sub>CC</sub> - 0.16	0.00	V
FBSEL Input Current Low	ILOW_ FBSEL	FBSEL = GND		-50	-20		μА
FBSEL Input Current High	IHIGH_ FBSEL	FBSEL = V <sub>CC</sub>			20	50	μΑ
CTL1 /CTL2							
CTL1/CTL2 Input Threshold	VIL_CTL_	V <sub>IN</sub> = 2.6V to 5.5V		0.4	0.95		V
. '	V <sub>IH_CTL_</sub>				1.0	1.6	
CTL1/CTL2 Input Current	IIL_CTL_ IIH_CTL_	V <sub>CTL1</sub> or V <sub>CTL2</sub> = 0 or 5.5V	$V_{IN} = 5.5V$	-1 -1		+1 +1	μΑ
Soft-Start Period		Time required for output to	ramp up	2.9	3.7	4.5	ms
Time from Nominal to Margin	tHIGH_4%	+4%			160		
High	tHIGH_9%	+9%			360		μs
Time force Naminal to Managin I am	tLOW_4%	-4%			450		
Time from Nominal to Margin Low	tLOW_9%	-9%			1000		μs
SYNC							
SYNC Capture Range		$V_{IN} = 2.6V \text{ to } 5.5V$		0.4		1.2	MHz
SYNC Pulse Width	tLO, tHI	V <sub>IN</sub> = 2.6V to 5.5V		250			ns
SYNC Input Threshold	VIL_SYNC	$V_{IN} = 2.6V \text{ to } 5.5V$		0.40	0.95		
31NO Input Theshold	VIH_SYNC $V_{IN} = 2.6V (0.5.5V)$				1.0	1.6	V
SYNC Input Current	I <sub>IL</sub> , I <sub>IH</sub>	V <sub>SYNC</sub> = 0 or 5.5V, V <sub>IN</sub> = 5.5V		-1		+1	μΑ
SYNCOUT							
SYNCOUT Frequency Range	fsyncout	V <sub>CC</sub> = 2.6V to 5.5V		0.4		1.2	MHz
SYNCOUT Output Voltage	VOH_SYNC OUT			V <sub>CC</sub> - 0.4	V <sub>CC</sub> - 0.05		V
Total Output Voltage	V <sub>OL_SYNC</sub> OUT	ISYNCOUT = ±1mA, V <sub>CC</sub> = 2	2.00 10 3.00		0.05	0.40	v

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{CC} = V_{CTL1} = V_{CTL2} = V_{DD} = 3.3V, SYNC = GND, FBSEL = High-Z, V_{FB} = 0.7V, C_{REF} = 0.22\mu F, T_A = 0^{\circ}C to +85^{\circ}C, unless otherwise noted. Typical values are at +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
THERMAL SHUTDOWN						
Thermal-Shutdown Hysteresis				20		°C
Thermal-Shutdown Threshold		When LX stops switching		165		°C

#### **ELECTRICAL CHARACTERISTICS**

 $(V_{IN} = V_{CC} = V_{CTL1} = V_{CTL2} = V_{DD} = 3.3V$ , SYNC = GND, FBSEL = High-Z,  $V_{FB} = 0.7V$ ,  $C_{REF} = 0.22\mu$ F, **T<sub>A</sub> = -40°C to +85°C**, unless otherwise noted.) (Note 2)

PARAMETER	SYMBOL	CONDITIO	CONDITIONS		TYP	MAX	UNITS
IN/V <sub>C</sub> C							
Input Voltage	V <sub>IN</sub>			2.6		5.5	V
IN Supply Current	I <sub>IN</sub>	SYNC = V <sub>CC</sub> (1MHz), no load	V <sub>IN</sub> = 3.3V			20	mA
V <sub>CC</sub> Supply Current	Icc	SYNC = $V_{CC}$ (1MHz)	$V_{CC} = 3.3V$			4	mA
V <sub>DD</sub> Supply Current	I <sub>DD</sub>	SYNC = V <sub>CC</sub> (1MHz)	$V_{DD} = 3.3V$			8	mA
Total Shutdown Current from IN, VCC, and VDD	I <sub>TOTAL</sub>	V <sub>IN</sub> = V <sub>CC</sub> = V <sub>DD</sub> = V <sub>BST</sub> CTL1 = CTL2 = GND	$-V_{LX} = 5.5V,$			500	μΑ
V <sub>CC</sub> Undervoltage Lockout		When LX starts/stops	V <sub>CC</sub> rising			2.55	\ /
Threshold	VUVLO	switching	V <sub>CC</sub> falling	2.20			V
$V_{DD}$							
V <sub>DD</sub> Shutdown Supply Current	lvdd	V <sub>IN</sub> = V <sub>DD</sub> = V <sub>BST</sub> = 5.5V, V <sub>LX</sub> = 5.5V or 0, CTL1 = CTL2 = GND				10	μΑ
BST	•						
BST Shutdown Supply Current	I <sub>BST</sub>	$V_{IN} = V_{DD} = V_{BST} = 5.5V,$ CTL1 = CTL2 = GND	$V_{LX} = 5.5V \text{ or } 0,$			10	μА
REF	•						
REF Voltage	V <sub>REF</sub>	I <sub>REF</sub> = 0, V <sub>IN</sub> = 2.6V to 5.5	5V	1.96		2.04	V
REF Shutdown Resistance		From REF to GND, CTL1	= CTL2 = GND			100	Ω
СОМР							
		Every ED to COMP	FBSEL = High-Z	30		85	
COMP Transconductance		From FB to COMP, VCOMP = 1.25V	FBSEL = GND	13.3		37.8	μS
		VCOIVIF = 1.20V	FBSEL = V <sub>CC</sub>	9.6		27.2	
COMP Clamp Voltage Low	V <sub>LOW</sub> _ CLAMP	V <sub>IN</sub> = 2.6V to 5.5V, V <sub>FB</sub> = 0.9V		0.5		1.1	V
COMP Clamp Voltage High	VHIGH_ CLAMP	V <sub>IN</sub> = 2.6V to 5.5V, V <sub>FB</sub> = 0.7V		1.90		2.40	V
COMP Shutdown Resistance		From COMP to GND, CTL	.1 = CTL2 = GND			100	Ω

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{CC} = V_{CTL1} = V_{CTL2} = V_{DD} = 3.3V$ , SYNC = GND, FBSEL = High-Z,  $V_{FB} = 0.7V$ ,  $C_{REF} = 0.22\mu F$ ,  $T_A = -40^{\circ}C$  to  $+85^{\circ}C$ , unless otherwise noted.) (Note 2)

FB   Pagulation Voltage (Error Amp Only)   VFB   VCOMP = 1V to 2V, VIN = 2.6V to 5.5V   FBSEL = GND   1.773   1.827   FBSEL = High-Z   0.788   0.812   V   Maximum Output Current   IFB_OUT   VIN = 3.3V_VOUT = 1.8V_L = 1µH   6	PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Version   Ver	FB	•						•
(Error Amp Only)   Vin = 2.6V to 5.5V   FBSEL = VcC   2.402   2.308   0.812   Vcc   FBSEL = High-Z   0.788   0.812   Vcc   CTL1 = Vcc   CTL2 = Vcc   TL2 = Vcc   TL				FBSEL = GND	1.773		1.827	
FBSEL = High-Z   0.788   0.812		V <sub>FB</sub>		FBSEL = V <sub>C</sub> C	2.462		2.538	V
FB Voltage Margining Output (Error Amp Only)   VMARGIN_	(Ellot Allip Olliy)		VIIV = 2.0V to 3.5V	FBSEL = High-Z	0.788		0.812	
MAX1945R, VCOMP = 1V to 2V, VIN = 2.6V to 5.5V   CTL1 = GND, CTL2 = VCC.   CTL1 = GND, CTL2 = VCC.   CTL2 = GND   CTL2 = VCC.   CTL	Maximum Output Current	I <sub>FB_OUT</sub>	$V_{IN} = 3.3V, V_{OUT} = 1.8V,$	$L = 1\mu H$	6			А
VCOMP = 1V to 2V, VIN = 2.6V to 5.5V   CTL2 = VCC,					-1.5		+1.5	
FB Voltage Margining Output (Error Amp Only)   VMARGIN_   VMARGIN_   VMARGIN_   VMARGIN_   VMARGIN_   VMARGIN_   VMARGIN_   VMARGIN_   VMARGIN_   VMAX1945S, VCOMP = 1V to 2V, VIN = 2.6V to 5.5V   CTL1 = VCC, CTL2 = VCC   CTL2 = VCC   CTL1 = VCC, CTL2 = VCC   VFB = 1.8V, VFB = 2.5V   CTL2 = VCC   CTL2 = VCC   CTL2 = VCC   VFB = 1.8V, VFB = 2.5V   CTL2 = VCC   CTL2 = VCC   CTL2 = VCC   VFB = 1.8V, VFB = 2.5V   CTL2 = VCC   CTL2 = VCC   CTL2 = VCC   VFB = 1.8V, VFB = 2.5V   VFB = 2			$V_{COMP} = 1V \text{ to } 2V,$		2.5		5.5	
MAX1945S, VCOMP = 1V to 2V, VIN = 2.6V to 5.5V   CTL 1 = VCC, CTL 2 = VCC   T.5   +1.5   CTL 2 = VCC   T.5   T.	FB Voltage Margining Output	N	VIIV = 2.07 to 0.07		-5.5		-2.5	0/
VCOMP = 1V to 2V, VIN = 2.6V to 5.5V   CTL1 = GND, CTL2 = VCC   CTL1 = VCC, CTL1 = VCC, CTL2 = GND   CTL2	(Error Amp Only)	VMARGIN_			-1.5		+1.5	7/0
CTL1 = VCC, CTL2 = GND   -10.5   -7.5			$V_{COMP} = 1V \text{ to } 2V,$		7.5		10.5	
FB Input Resistance   Or FBSEL = V <sub>CC</sub> , or V <sub>FB</sub> = 2.5V   25   100   RΩ			VIIV = 2.0V to 0.0V		-10.5		-7.5	
LX         LX On-Resistance High         RON_HIGH_LX         VIN = VBST - VLX = 3.3V VIN = 2.6V         43 VIN = VBST - VLX = 2.6V         MΩ           LX On-Resistance Low         RON_LOW_LX         VIN = 3.3V VIN = 3.3V         43 VIN = 2.6V         MΩ           LX Current-Sense Transresistance         From LX to COMP         43 65 MΩ         MΩ           LX Current-Limit Threshold         Duty cycle = 100%, VIN = 2.6V/3.3V/5.5V         High side R.0 Low side	FB Input Resistance				25		100	kΩ
RON_ HIGH_LX   VIN = VBST - VLX = 3.3V   JON = VST - VLX = 3.3V   JON = VST - VLX = 3.3V   JON = VST - VLX = 2.6V   JON = VIN = 3.3V   JON = 3.6V	FB Input Bias Current		FBSEL = High-Z, V <sub>FB</sub> = (	).7V			0.1	μΑ
LX On-Resistance High         HIGH_LX         VIN = VBST - VLX = 2.6V         50         mΩ           LX On-Resistance Low         RON_LOW_LX         VIN = 3.3V         43         mΩ           LX Current-Sense Transresistance         From LX to COMP         43         65         mΩ           LX Current-Limit Threshold         Duty cycle = 100%, VIN = 2.6V/3.3V/5.5V         High side         8.0         12.8         A           LX Leakage Current         ILEAK_LX         VIN = 5.5V, CTL = CTL2 = GND         VLX = 5.5V         100         μA           LX Switching Frequency         fsw         VIN = 2.6V/3.3V         SYNC = VCC         0.8         1.2         MHz           LX Maximum Duty Cycle         VIN = 2.6V/3.3V         SYNC = GND         90         %	LX							
HIGH_LX   VIN = VBST - VLX = 2.6V   50     LX On-Resistance Low   RON_LOW_LX   VIN = 3.3V   VIN = 3.3V   43   mΩ     LX Current-Sense   From LX to COMP   43   65   mΩ     LX Current-Limit Threshold   Duty cycle = 100%, VIN = 2.6V/3.3V/5.5V   Low side   -6   -2     LX Leakage Current   ILEAK_LX   VIN = 5.5V, CTL1 = CTL2 = GND   LX = GND   -100     LX Switching Frequency   FSW   VIN = 2.6V/3.3V   SYNC = GND   400   600   KHz     LX Maximum Duty Cycle   VIN = 2.6V/3.3V   SYNC = GND   90   90     LX Maximum Duty Cycle   VIN = 2.6V/3.3V   SYNC = GND   90   96     LX Maximum Duty Cycle   VIN = 2.6V/3.3V   SYNC = GND   90   96   96     LX Maximum Duty Cycle   VIN = 2.6V/3.3V   SYNC = GND   90   96   96   96   96   96   96   96	LV On Designance High	R <sub>ON</sub> _	$V_{IN} = V_{BST} - V_{LX} = 3.3V$				43	m0
LX On-Resistance Low         VIN = 2.6V         50         mΩ           LX Current-Sense Transresistance         From LX to COMP         43         65         mΩ           LX Current-Limit Threshold         Duty cycle = 100%, VIN = 2.6V/3.3V/5.5V         High side         8.0         12.8         A           LX Leakage Current         ILEAK_LX         VIN = 5.5V, CTL1 = CTL2 = GND         VLX = 5.5V         100         μA           LX Switching Frequency         fSW         VIN = 2.6V/3.3V         SYNC = VCC         0.8         1.2         MHz           LX Minimum Off-Time         tOFF         VIN = 2.6V/3.3V         SYNC = GND         90         %	LA OII-Nesistance High	HIGH_LX	$V_{IN} = V_{BST} - V_{LX} = 2.6V$				50	11152
LOW_LX       VIN = 2.6V       50         LX Current-Sense Transresistance       From LX to COMP       43       65       mΩ         LX Current-Limit Threshold       Duty cycle = 100%, VIN = 2.6V/3.3V/5.5V       High side       8.0       12.8       A         LX Leakage Current       ILEAK_LX       VIN = 5.5V, CTL1 = CTL2 = GND       VLX = 5.5V       100       μA         LX Switching Frequency       fSW       VIN = 2.6V/3.3V       SYNC = VCC       0.8       1.2       MHz         LX Minimum Off-Time       tOFF       VIN = 2.6V/3.3V       SYNC = GND       90       %	LV On Posistanas Low	Ron_	$V_{IN} = 3.3V$				43	mO.
Transresistance         From LX to COMP         43         65         mΩ           LX Current-Limit Threshold         Duty cycle = 100%, VIN = 2.6V/3.3V/5.5V         High side         8.0         12.8         A           LX Leakage Current         ILEAK_LX         VIN = 5.5V, CTL1 = CTL2 = GND         VLX = 5.5V         100         μA           LX Switching Frequency         fSW         VIN = 2.6V/3.3V         SYNC = VCC         0.8         1.2         MHz           LX Minimum Off-Time         tOFF         VIN = 2.6V/3.3V         SYNC = GND         90         %	EX OII-Hesistance Low	LOW_LX	V <sub>IN</sub> = 2.6V				50	11122
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			From LX to COMP		43		65	mΩ
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	LV Current Limit Throshold		Duty cycle =100%,	High side	8.0		12.8	
LX Leakage Current $ILEAK_LX$ $CTL1 = CTL2 = GND$ $LX = GND$ $-100$ $-100$ $LX = GND$ $-100$ $-10$	LX Current-Limit Threshold		$V_{IN} = 2.6V/3.3V/5.5V$	Low side	-6		-2	A
LX Switching Frequency $f_{SW} V_{IN} = 2.6V/3.3V$ $EX = GND  -100$ $SYNC = V_{CC}  0.8  1.2  MHz$ $SYNC = GND  400  600  kHz$ $EX Minimum Off-Time  V_{IN} = 2.6V/3.3V  180  ns$ $EX = GND  -100$ $SYNC = GND  400  600  kHz$ $EX = GND  -100$ $SYNC = GND  90  90$	LV Lookago Current	li Existing		$V_{LX} = 5.5V$			100	^
LX Switching Frequency $f_{SW}$ $V_{IN} = 2.6V/3.3V$ $SYNC = GND$ $400$ $600$ kHz LX Minimum Off-Time $f_{SYNC} = f_{SYNC} = f_{SYN$	LA Leanage Ourrein	ILEAK_LX	CTL1 = CTL2 = GND	LX = GND	-100			μA
LX Minimum Off-Time       toff       V <sub>IN</sub> = 2.6V/3.3V       SYNC = GND       400       600       kHz         LX Maximum Duty Cycle       V <sub>IN</sub> = 2.6V/3.3V       SYNC = GND       90       %	LY Switching Frequency	fow	VIN - 26V/23V	SYNC = V <sub>C</sub> C	0.8		1.2	MHz
LX Maximum Duty Cycle V <sub>IN</sub> = 2 6V/3 3V SYNC = GND 90 %	LA Switching Frequency	1200	V   V - 2.0 V / 3.0 V	SYNC = GND	400		600	kHz
$V_{N} = 2.6V/3.3V$	LX Minimum Off-Time	toff	V <sub>IN</sub> = 2.6V/3.3V				180	ns
SYNC = V <sub>CC</sub> 80	LX Maximum Duty Cycle		VIN - 2 6V/3 3V	SYNC = GND	90			0/_
	LA Maximum Duty Cycle		V   V - 2.0 V/O.0 V	SYNC = V <sub>C</sub> C	80			/0

MIXKN \_\_\_\_\_

#### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{IN} = V_{CC} = V_{CTL1} = V_{CTL2} = V_{DD} = 3.3V$ , SYNC = GND, FBSEL = High-Z,  $V_{FB} = 0.7V$ ,  $C_{REF} = 0.22\mu$ F,  $T_A = -40^{\circ}$ C to +85°C, unless otherwise noted.) (Note 2)


PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
LX Minimum Duty Cycle		SYNC = GND, V <sub>IN</sub> = 2.6V/3.3V				10.5	%
FBSEL							
FBSEL Input Threshold 1.8V		Where 1.8V feedback switches in and out.	FBSEL rising			0.22	V
T BOLL Input Threshold 1.0V		$V_{CC} = 2.6V/3.3V/5.5V$	FBSEL falling	0.08			V
EDOEL Jacob Three-hald 0.5V		Where 2.5V feedback	FBSEL rising			V <sub>CC</sub> - 0.08	V
FBSEL Input Threshold 2.5V		switches in and out, V <sub>CC</sub> = 2.6V/3.3V/5.5V	FBSEL falling	V <sub>CC</sub> - 0.22			V
FBSEL Input Current Low	I <sub>LOW</sub> _ FBSEL	FBSEL = GND		-50			μΑ
FBSEL Input Current High	IHIGH_ FBSEL	FBSEL = V <sub>CC</sub>				50	μΑ
CTL1/CTL2							
CTL1/CTL2 Input Threshold	V <sub>IL_CTL_</sub>	V <sub>IN</sub> = 2.6V to 5.5V		0.4		1.6	· V
	IL_CTL_			-1		+1	
CTL1/CTL2 Input Current	IH_CTL_	$V_{CTL1}$ or $V_{CTL2} = 0$ or 5.5V,	$V_{IN} = 5.5V$	-1		+1	μΑ
Soft-Start Period		Time required for output to	ramp up	2.9		4.5	ms
SYNC							
SYNC Capture Range		$V_{IN} = 2.6V \text{ to } 5.5V$		0.4		1.2	MHz
SYNC Pulse Width		$V_{IN} = 2.6V \text{ to } 5.5V$		250			ns
SYNC Input Threshold	VIL_SYNC	V <sub>IN</sub> = 2.6V to 5.5V		0.4			V
	VIH_SYNC	VIIV = 2.0V to 3.3V				1.6	·
SYNC Input Current	I <sub>IL</sub> , I <sub>IH</sub>	V <sub>SYNC</sub> = 0 or 5.5V, V <sub>IN</sub> = 5.5V		-1		+1	μΑ
SYNCOUT	·			1			_
SYNCOUT Frequency Range	fsyncout	V <sub>CC</sub> = 2.6V to 5.5V		0.4		1.2	MHz
CVNCOLIT Output Voltage	V <sub>OH</sub> _ SYNCOUT	ISYNCOUT = ±1mA, V <sub>CC</sub> = 2.6V to 5.5V		V <sub>CC</sub> - 0.4			V
SYNCOUT Output Voltage	V <sub>OL</sub> _ SYNCOUT					0.4	V

**Note 2:** Specifications to -40°C are guaranteed by design, not production tested.

Note 3: When connected together, the LX output is designed to provide 6A RMS current.


#### **Typical Operating Characteristics**

 $(V_{IN} = V_{CC} = 5V, V_{OUT} = 1.8V, I_{OUT} = 6A, f_{SW} = 500kHz, V_{DD} = V_{CC}, and T_A = +25^{\circ}C, unless otherwise noted.)$ 




#### Typical Operating Characteristics (continued)


 $(V_{IN} = V_{CC} = 5V, V_{OUT} = 1.8V, I_{OUT} = 6A, f_{SW} = 500kHz, V_{DD} = V_{CC}, and T_A = +25^{\circ}C, unless otherwise noted.)$ 




#### Typical Operating Characteristics (continued)

 $(V_{IN} = V_{CC} = 5V, V_{OUT} = 1.8V, I_{OUT} = 6A, f_{SW} = 500kHz, V_{DD} = V_{CC}, and T_A = +25^{\circ}C, unless otherwise noted.)$ 







#### **Pin Description**

PIN	NAME	FUNCTION
1	BST	Bootstrap Voltage. High-side driver supply input. Connect a 0.1µF capacitor from BST to LX. Connect a Schottky diode from IN to BST. A 1N4148 diode can be used for 5V input to reduce cost.
2	V <sub>DD</sub>	Low-Side Driver Supply Voltage
3, 5, 7, 9, 20, 22, 24, 26	LX	Inductor Connection. Connect an inductor between LX and the regulator output. Connect all LX pins together close to the device.
4, 6, 8, 10	IN	Power-Supply Voltage. Input voltage ranges from 2.6V to 5.5V. Bypass with 3 x 22µF ceramic capacitors in parallel to PGND (see the <i>Input Capacitor Selection</i> section).
11	Vcc	Supply-Voltage Input. V <sub>CC</sub> powers the device. Connect a $10\Omega$ resistor from IN to V <sub>CC</sub> . Bypass V <sub>CC</sub> to GND with $0.1\mu F$ .
12	GND	Analog Ground
13	REF	Reference. Bypass REF with 0.22µF capacitor to GND. REF tracks the soft-start ramp voltage margining and is pulled to GND when the output shuts down.
14	COMP	Regulator Compensation. Connect a series RC network from COMP to GND. COMP is pulled to GND when the output shuts down (see the <i>Compensation Design</i> section).
15	FB	Feedback Input. When FBSEL = High-Z, use an external resistor divider from the output to set the voltage from 0.8V to 85% of V <sub>IN</sub> . Connect FB to the output for regulation to 1.8V when FBSEL = 0, or for regulation to 2.5V when FBSEL = V <sub>CC</sub> .
16	FBSEL	Feedback Select Input. The device regulates to an output of 0.8V when FBSEL is left unconnected. The device regulates to an output of 1.8V when FBSEL = GND and regulates to an output of 2.5V when FBSEL = V <sub>CC</sub> .
17	SYNC	Synchronization/Frequency Select. Connect SYNC to GND for 500kHz operation, to V <sub>CC</sub> for 1MHz operation, or connect to an external clock at 400kHz to 1.2MHz.
18	SYNCOUT	Synchronization Output. SYNCOUT provides a frequency output synchronized 180 degrees out-of-phase to the operating frequency of the device.

#### Pin Description (continued)

PIN	NAME	FUNCTION
19, 21, 23, 25	PGND	Power Ground. Connect all PGND together close to the device. Star connect GND to PGND (see the PC Board Layout Considerations section).
27	CTL1	Output Margining Control Inputs. When CTL1 = CTL2 = GND, the regulator is off. When CTL1 = CTL2 = V <sub>CC</sub> , the regulator runs at nominal output voltage. When CTL1 = V <sub>CC</sub> and CTL2 = GND, the output is set
28	CTL2	to the margin-low output (-4% or -9%). When CTL1 = GND and CTL2 = $V_{CC}$ , the output is set to the margin-high output (+4% or +9%).
	EP	Exposed Pad. Connect to PGND to improve power dissipation.

#### **Detailed Description**

The MAX1945R/MAX1945S high-efficiency PWM switching regulators deliver up to 6A of output current. The devices operate at a selectable fixed frequency (500kHz or 1MHz) or can be synchronized to an external frequency (400kHz to 1.2MHz). The devices operate from a 2.6V to 5.5V input supply voltage and have a selectable output voltage of 1.8V or 2.5V, or an adjustable output voltage from 0.8V to 85% of the input voltage, making the MAX1945R/MAX1945S ideal for onboard post-regulation applications. The high switching frequency allows the use of small external components. Internal synchronous rectifiers improve efficiency and eliminate the typical Schottky freewheeling diode. Total output error over load, line, and temperature is less than ±1%.

#### Controller Function

The MAX1945R/MAX1945S step-down converters use a PWM current-mode control scheme. A PWM comparator compares the integrated voltage-feedback signal against the sum of the amplified current-sense signal and the slope-compensation ramp. At each rising edge of the internal clock, the internal high-side MOSFET turns on until the PWM comparator trips. During this ontime, current ramps up through the inductor, sourcing current to the output and storing energy in the inductor. The current-mode feedback system regulates the peak inductor current as a function of the output voltage error signal. Because the average inductor current is nearly the same as the peak inductor current (<30% ripple current), the circuit acts as a switch-mode transconductance amplifier.

To preserve inner-loop stability and eliminate inductor staircasing, a slope-compensation ramp is summed into the main PWM comparator. During the off-cycle, the internal high-side N-channel MOSFET turns off, and the internal low-side N-channel turns on. The inductor releases the stored energy as its current ramps down while still

providing current to the output. The output capacitor stores charge when the inductor current exceeds the load current and discharges when the inductor current is lower, smoothing the voltage across the load. During an overload condition, when the inductor current exceeds the current limit (see the *Current Limit* section), the high-side MOSFET does not turn on at the rising edge of the clock, and the low-side MOSFET remains on to let the inductor current ramp down.

#### **Current Sense**

An internal current-sense amplifier produces a current signal proportional to the voltage generated by the high-side MOSFET on-resistance and the inductor current (RDS(ON)  $\times$  ILX). The amplified current-sense signal and the internal slope-compensation signal sum together at the comparator inverting input. The PWM comparator turns off the internal high-side MOSFET when this sum exceeds the COMP voltage from the error amplifier.

#### **Current Limit**

The internal high-side MOSFET has a current limit of 8A (min). If the current flowing out of LX exceeds this limit, the high-side MOSFET turns off and the synchronous rectifier turns on. This lowers the duty cycle and causes the output voltage to droop until the current limit is no longer exceeded. The minimum duty cycle is limited to 10%. A synchronous rectifier current limit of 2A minimum protects the device from current flowing into LX.

When the negative current limit is exceeded, the device turns off the synchronous rectifier, forcing the inductor current to flow through the high-side MOSFET body diode and back to the input, until the beginning of the next cycle, or until the inductor current drops to zero. The MAX1945R/MAX1945S use a pulse-skip mode to prevent overheating during short-circuit output conditions. The device enters pulse-skip mode when the FB voltage drops below 300mV, limiting the current and reducing power dissipation. Normal operation resumes upon removal of the short-circuit condition.

#### Soft-Start

The MAX1945R/MAX1945S employs digital soft-start to reduce supply in-rush current during startup conditions. When the device exits undervoltage lockout (UVLO), shutdown mode, or restarts following a thermal-overload event, the digital soft-start circuitry slowly ramps up the voltages at REF and FB (see the *Typical Operating Characteristics*). An internal oscillator sets the soft-start time to 3.7ms (typ). Use a of 0.22µF capacitor (min) to reduce the susceptibility to switching noise.

#### **Undervoltage Lockout (UVLO)**

When V<sub>CC</sub> drops below 2.35V, the UVLO circuit inhibits switching. Once V<sub>CC</sub> rises above 2.4V, UVLO clears and the soft-start function activates.

#### **Bootstrap (BST)**

A capacitor connected between BST and LX and a Schottky diode connected from IN to BST generate the gate drive for the internal high-side N-channel MOSFET. When the low-side N-channel MOSFET is on, LX goes to PGND. IN charges the bootstrap capacitor through the Schottky diode. When the low-side N-channel MOSFET turns off and the high side N-channel MOSFET turns of, VLX goes to VIN. The Schottky diode prevents the capacitor from discharging into IN.

#### Frequency Select (SYNC)

The MAX1945R/MAX1945S operate in PWM mode with a selectable fixed frequency or synchronized to an external frequency. The devices switch at a frequency of 500kHz when SYNC is connected to ground. The devices switch at 1MHz with SYNC connected to V<sub>CC</sub>. Apply an external frequency of 400kHz to 1.2MHz with 10% to 90% duty cycle at SYNC to synchronize the switching frequency of MAX1945R/MAX1945S.

#### **Output Voltage Select**

The MAX1945R/MAX1945S feature selectable fixed and adjustable output voltages. With FB connected to the output, the output voltage is 1.8V when FBSEL is at GND and 2.5V when FBSEL is at VCC (Figure 1). When FBSEL is floating, connect FB to an external resistor divider from VOUT to GND to set the output voltage from 0.8V to 85% of VIN (Figure 2). Select R2 in the  $1k\Omega$  to  $10k\Omega$  range. Calculate R1 using the following equation:

$$R1 = R2 \left( \frac{V_{OUT}}{V_{FB}} - 1 \right)$$

where  $V_{FB} = 0.8V$ .

#### **Shutdown Mode**

Drive CTL1 and CTL2 to ground to shut down the MAX1945R/MAX1945S. In shutdown mode, the internal MOSFETs stop switching and LX goes to high impedance; REF and COMP go to ground.

#### **Voltage Margining**

The MAX1945R/MAX1945S provide selectable voltage margining. The MAX1945R provides ±4% voltage margining, and the MAX1945S provides ±9% voltage margining. CTL1 and CTL2 set the voltage margins (Table 1).

**Table 1. Setting Voltage Margin** 

	CTL1	CTL2	V <sub>OUT</sub>		
		CILZ	MAX1945R	MAX1945S	
Voltage Margin	OV	OV	OFF	OFF	
	Vcc	Vcc	NOMINAL	NOMINAL	
	Vcc	OV	-4%	-9%	
	OV	Vcc	+4%	+9%	

#### **Thermal Protection**

Thermal-overload protection limits total power dissipation in the device. When the junction temperature (T<sub>J</sub>) exceeds 165°C, a thermal sensor forces the device into shutdown, allowing the die to cool. The thermal sensor turns the device on again after the junction temperature cools by 20°C, causing a pulsed output during continuous overload conditions. The soft-start sequence begins after a thermal-shutdown condition.

#### **Design Procedure**

#### Vcc Decoupling

Because of the high switching frequency and tight output tolerance, decouple VCC with 0.1  $\mu$ F capacitor from VCC to GND with a 10 $\Omega$  resistor from VCC to IN. Place the capacitor as close to VCC as possible.

#### **Inductor Design**

Choose an inductor with the following equation:

$$L = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{f_{OSC} \times V_{IN} \times LIR \times I_{OUT(MAX)}}$$

where LIR is the ratio of the inductor ripple current to average continuous current at a minimum duty cycle. Choose LIR between 20% to 40% of the maximum load current for best performance and stability.

Use a low-loss inductor with the lowest possible DC resistance that fits in the allotted dimensions. Ferrite core types are often the best choice for performance. With any core material the core must be large enough not to saturate at the peak inductor current (IPEAK).

$$I_{PEAK} = \left(1 + \frac{LIR}{2}\right)I_{OUT(MAX)}$$

Example:

VIN = 3.3V

 $V_{OUT} = 1.8V$ 

fOSC = 500kHz

IOUT(MAX) = 6A

LIR = 30%

 $L = 1\mu H$  and IPEAK = 6.9A

#### **Output Capacitor Selection**

The key selection parameters for the output capacitor are capacitance, ESR, ESL, and voltage rating requirements. These affect the overall stability, output ripple voltage, and transient response of the DC-DC converter. The output ripple occurs because of variations in the charge stored in the output capacitor, the voltage drop due to the capacitor's ESR, and the voltage drop due to the capacitor's ESL. Calculate the output voltage ripple due to the output capacitance, ESR, and ESL as:

VRIPPLE = VRIPPLE(C) + VRIPPLE(ESR) + VRIPPLE(ESL)

where the output ripple due to output capacitance, ESR, and ESL are:

 $V_{RIPPLE(C)} = I_{P-P}/(8 \times C_{OUT} \times f_{SW}), V_{RIPPLE(ESR)} = I_{P-P} \times ESR$ 

 $V_{RIPPLE(ESL)} = (I_{P-P}/t_{ON}) \times ESL \text{ or } (I_{P-P}/t_{OFF}) \times ESL,$  whichever is greater

The peak inductor current (IP-P) is:

 $I_{P-P} = ((V_{IN} - V_{OUT})/(f_{SW} \times L)) \times (V_{OUT}/V_{IN})$ 

Example:

VIN = 3.3V

 $V_{OUT} = 1.8V$ 

 $f_{OSC} = 500kHz$ 

IOUT(MAX) = 6A

LIR = 30%

 $L = 1\mu H$ 

 $COUT = 180\mu F$ 

ESR(OUTPUT CAPACITOR) =  $30m\Omega$ 

ESL(OUTPUT CAPACITOR) = 2.5nH

 $V_{RIPPLE(C)} = 2mV$ 

 $V_{RIPPLE(ESR)} = 45 \text{mV}$ 

 $V_{RIPPLE(ESL)} = 4mV$ 

VRIPPLE = 51mV

Use these equations for initial capacitor selection. Determine final values by testing a prototype or an evaluation circuit. A smaller ripple current results in less output voltage ripple. Because the inductor ripple current is a factor of the inductor value, the output voltage ripple decreases with a larger inductance. Use ceramic capacitors for low ESR and low ESL at the switching frequency of the converter. The low ESL of ceramic capacitors makes ripple voltages negligible. Load transient response depends on the selected output. During a load transient, the output instantly changes by ESR x ILOAD. Before the controller can respond, the output deviates further, depending on the inductor and output capacitor values. After a short time (see the Transient Response graphs in the Typical Operating Characteristics), the controller responds by regulating the output voltage back to its predetermined value. The controller response time depends on the closed-loop bandwidth.

A higher bandwidth yields a faster response time, preventing the output from deviating further from its regulating value.

#### **Input Capacitor Selection**

The input capacitor reduces the current peaks drawn from the input power supply and reduces switching noise in the IC. The impedance of the input capacitor at the switching frequency should be less than that of the input source so that high-frequency switching currents do not pass through the input source but instead are shunted through the input capacitor. A high source impedance requires larger input capacitance. The input capacitor must meet the ripple current requirement imposed by the switching currents. The RMS input ripple current is given by:

$$I_{RIPPLE} = I_{LOAD} \times \left( \frac{\sqrt{V_{OUT} \times (V_{IN} - V_{OUT})}}{V_{IN}} \right)$$

where IRIPPLE is the input RMS ripple current.

#### Compensation Design

The double pole formed by the inductor and the output capacitor of most voltage-mode controllers introduces a large phase shift, which requires an elaborate compensation network to stabilize the control loop. The MAX1945R/MAX1945S controllers utilize a current-mode control scheme that regulates the output voltage by forcing the required current through the external inductor, eliminating the double pole caused by the inductor and output capacitor, and greatly simplifying the compensation network. A simple Type 1 compensation with a single compensation resistor (RC) and compensation capacitor (CC) creates a stable and high bandwidth loop (Figure 1).

An internal transconductance error amplifier compensates the control loop. Connect a series resistor and capacitor between COMP (the output of the error amplifier) and GND, to form a pole-zero pair. The external inductor, internal current-sense circuitry, output capacitor, and external compensation circuit determine the loop-system stability. Choose the inductor and output capacitor based on performance, size, and cost. Additionally, select the compensation resistor and capacitor to optimize control-loop stability. The component values shown in the typical application circuit yield stable operation over a broad range of input-to-output voltages.

Compensating the voltage feedback loop depends on the type of output capacitors used. Common capacitors for output filtering: ceramic capacitors, polymer capacitors such as POSCAPs and SPCAPs, and electrolytic capacitors. Use either ceramic or polymer capacitors. Use polymer capacitors as the output capacitor when selecting 500kHz operation. At 500kHz switching, the voltage feedback loop is slower (about 50kHz to 60kHz) when compared to 1MHz switching. Therefore, a polymer capacitor's high capacitance for a given footprint improves the output response during a step load change. Because of its relative low ESR frequencies (about 20kHz to 80kHz), use Type 2 compensation. The additional high-frequency pole introduced in Type 2 compensation offsets the ESR zero introduced by the polymer capacitors to provide continuous attenuation above the ESR zero frequencies of the polymer capacitors. However, the presence of the parasitic capacitance at COMP and the high output impedance of the error amplifier already provide the required attenuation above the ESR frequencies. The following steps outline the design process of compensating the MAX1945 with polymer output capacitors with the components in the application circuits Figures 1 and 2.

Regulator DC Gain:

 $G_{DC} = \Delta V_{OUT}/\Delta V_{COMP} = gmc \times R_{OUT}$ 

Load Impedance Pole Frequency:

 $fpLOAD = 1/(2 \times \pi \times COUT \times (ROUT + RESR))$ 

Load Impedance Zero Frequency:

 $fzesr = 1/(2 \times \pi \times Cout \times Resr)$ 

where Rout = Vout/Iout(MAX), and gmc = 18.2S.

The feedback divider has a gain of GFB = VFB/VOUT, where VFB = 0.8V. The transconductance error amplifier has a DC gain, GEA(DC), of 70dB. The compensation capacitor, CC, and the output resistance of the error amplifier, ROEA (20M $\Omega$ ), set the dominant pole. CC and RC set a compensation zero. Calculate the dominant pole frequency as:

$$fp = 1/(2\pi \times C_C \times R_{OEA})$$

Determine the compensation zero frequency as:

$$fzEA = 1/(2\pi \times C_C \times R_C)$$

For best stability and response performance, set the closed-loop unity-gain frequency much higher than the load-impedance pole frequency. The closed-loop unity-gain crossover frequency must be less than one-fifth of the switching frequency. Set the crossover frequency to 10% to 15% of the switching frequency. The loop-gain equation at unity-gain frequency, fc, is given by:

$$Gea \times Gdc \times (fpload/fc) \times (Veb/Vout) = 1$$

where  $G_{EA} = gm_{EA} \times R_C$ , and  $gm_{EA} = 50\mu S$ , the transconductance of the voltage-error amplifier. Calculate  $R_C$  as:

$$RC = (VOUT \times fC)/(gmea \times VFBx \times GDC \times fPLOAD)$$

Set the error-amplifier compensation zero formed by RC and CC equal to the load-impedance pole frequency, fPLOAD, at maximum load. Calculate CC as:

 $C_C = (C_{OUT} \times R_{OUT})/R_C$ 

500kHz Switching

The following design example is for the application circuit shown in Figures 1 and 2:

 $V_{OUT} = 1.8V$ 

IOUT(MAX) = 6A

 $C_{OUT} = 180 \mu F$ 

 $Resr = 0.04\Omega$ 

 $gmeA = 50\mu s$ 

gmc = 18.2s

fswitch = 500kHz

 $R_{OUT} = V_{OUT}/I_{OUT(MAX)} = 1.8V/6 A = 0.3\Omega$ 

fpDC =  $1/(2\pi \times C_{OUT} \times (R_{OUT} + R_{ESR})) = 1/(2\pi \times 180 \times 10^{-6} \times (0.3 + 0.04)) = 2.6 \text{kHz}.$ 

fzesr =  $1/(2\pi \times C_{OUT} Resr)$  =  $1/(2\pi \times 180 \times 10^{-6} \times 0.04)$  = 22.1kHz.

Pick the closed-loop unity-gain crossover frequency (f<sub>C</sub>) at 60kHz. Determine the switching regulator DC gain:

 $GDC = gmc \times ROUT = 18.2 \times 0.3 = 5.46$ 

then:

 $R_C = (V_{OUT} \times f_C)/(gm_{EA} \times V_{FB} \times G_{DC} \times fp_{LOAD}) =$ (1.8 × 60kHz)/(50 × 10<sup>-6</sup> × 0.8 × 5.46 × 2.6kHz) ≈ 190kΩ (1%), choose  $R_C = 180k\Omega$ , 1%

 $C_C = (C_{OUT} \times (R_{OUT} + R_{ESR}))/R_C = (180 \text{uF} \times (0.3 + 0.04))/180 \text{k}\Omega \approx 340 \text{pF}, \text{ choose } C_C = 330 \text{pF}, 10\%$ 

Table 2 shows the recommended values for R<sub>C</sub> and C<sub>C</sub> for different output voltages.

1MHz Switching

Following procedure outlines the compensation process of the MAX1945 for 1MHz operation with all ceramic output capacitors (Figure 3). The basic regulator loop consists of a power modulator, an output-feedback divider, and an error amplifier. The switching regulator has a DC gain set by gmc × ROUT, where gmc is the transconductance from the output voltage of the error amplifier to the output inductor current. The load impedance of the switching modulator consists of a pole-zero pair set by ROUT, the output capacitor (COUT), and its ESR. The following equations define the power train of the switching regulator:

Regulator DC Gain:

 $G_{DC} = \Delta V_{OUT}/\Delta V_{COMP} = gmc \times R_{OUT}$ 

Load-Impedance Pole Frequency:

 $fpLOAD = 1/(2 \times \pi \times COUT \times (ROUT + RESR))$ 

Load-Impedance Zero Frequency:

 $fzesr = 1/(2 \times \pi \times Cout \times Resr)$ 

where, R<sub>OUT</sub> = V<sub>OUT</sub>/I<sub>OUT</sub>(MAX), and gmc = 18.2. The feedback divider has a gain of GFB = V<sub>FB</sub>/V<sub>OUT</sub>, where V<sub>FB</sub> is equal to 0.8V. The transconductance error amplifier has a DC gain, G<sub>EA</sub>(DC), of 70dB. The compensation capacitor, C<sub>C</sub>, and the output resistance of the error amplifier, R<sub>OEA</sub> (20M $\Omega$ ), set the dominant pole. C<sub>C</sub> and R<sub>C</sub> set a compensation zero. Calculate the dominant pole frequency as:

 $fpEA = 1/(2\pi \times CC \times ROEA)$ 

Determine the compensation zero frequency as:

 $fzEA = 1/(2\pi \times CC \times RC)$ 

For best stability and response performance, set the closed-loop unity-gain frequency much higher than the load impedance pole frequency. In addition, set the closed-loop unity-gain crossover frequency less than one-fifth of the switching frequency. However, the maxi-

Table 2. Compensation Values for Output Voltages (500kHz)

VOUT (V)	0.8	1.2	1.8	2.5	3.3
RC	110kΩ	147kΩ	180kΩ	287kΩ	365k $\Omega$
CC	330pF	330pF	330pF	220pF	220pF

Table 3. Compensation Values for Output Voltages (1MHz)

VOUT (V)	0.8	1.2	1.8	2.2	3.3
R <sub>C</sub> (1%)	100kΩ	100kΩ	178kΩ	178kΩ	249kΩ
C <sub>C</sub> (10%)	330pF	330pF	100pF	100pF	100pF

mum zero-crossing frequency should be less than one-third of the load-impedance zero frequency, fz<sub>ESR</sub>. The previous requirement on the ESR zero frequency applies to ceramic output capacitors.

The loop-gain equation at unity-gain frequency, f<sub>C</sub>, is given by:

 $GeA(fc) \times GDC \times (fPLOAD/fC) \times (VFB/VOUT) = 1$ 

where  $G_{EA(fc)} = gm_{EA} \times R_C$ , and  $gm_{EA} = 50\mu$ , the transconductance of the voltage error amplifier. Calculate  $R_C$  as:

 $RC = (VOUT \times fC)/(gmea \times VFB \times GDC \times fPLOAD)$ 

Set the error-amplifier compensation zero formed by R<sub>C</sub> and C<sub>C</sub> equal to the load-impedance pole frequency, fPLOAD, at maximum load. Calculate C<sub>C</sub> as follows:

 $Cc = (Cout \times Rout)/Rc$ 

As the load current decreases, the load-impedance pole also decreases; however, the switching regulator DC gain increases accordingly, resulting in a constant closed-loop unity-gain frequency. Table 3 shows the values for RC and CC at various output voltages. The values are based on  $2\times47\mu\text{F}$  output capacitors and a 0.68 $\mu\text{H}$  output inductance.

For  $C_{OUT} = 2 \times 47 \mu F$  and  $L = 0.68 \mu H$ . Decrease RC accordingly when using large values of  $C_{OUT}$  or L.

 $V_{OUT} = 1.8V$ 

IOUT(MAX) = 6A

 $COUT = 2 \times 47 \mu F$ 

 $Resr = 0.005\Omega$ 

 $gmeA = 50\mu$ 

gmc = 18.2s

 $f_{SWITCH} = 1.0MHz$ 

Rout = Vout/Iout(MAX) =  $1.8V/6A = 0.3\Omega$ 

fpDC =  $[1/(2\pi \times COUT \times (ROUT + RESR))] = [1/(2 \times \pi \times 94 \times 10^{-6} \times (0.3 + 0.005))] = 5.554kHz$ 

#### **Applications Information**




Figure 1. Typical Application Circuit (Fixed Output Voltage)




Figure 2. Typical Application Circuit (Adjustable Output Voltage)

fzesr =  $[1/(2\pi \times C_{OUT} Resr)] = [1/(2 \times \pi \times 94 \times 10^{-6} \times 0.005)] = 339kHz.$ 

For a  $0.68\mu H$  output inductor, choose the closed-loop unity-gain crossover frequency (f<sub>C</sub>) at 120kHz. Determine the switching regulator DC gain:

 $GDC = gmc \times ROUT = 18.2 \times 0.3 = 5.46$ 

then:

RC = (V<sub>OUT</sub> × f<sub>C</sub>)/(gme<sub>A</sub> × V<sub>FB</sub> × G<sub>DC</sub> × f<sub>PLOAD</sub>) =  $(1.8 \times 120 \text{kHz})/(50 \times 10^{-6} \times 0.8 \times 5.46 \times 5.554 \text{kHz}) \approx 178 \text{k}\Omega (1\%)$ 

 $C_C = (C_{OUT} \times R_{OUT})/R_C = (94\mu F \times 0.3)/178k\Omega \approx 156pF,$ choose  $C_C = 100pF$ , 10%

Output Inductor: 0.68 $\mu$ H/12A, 5m $\Omega$  ESR (max), Coilcraft DO3316P-681HC

Output Capacitor C5: 2XJMK432BJ476MM Input Capacitor C1: LMK432BJ226MM




Figure 3. Typical Application Circuit with all ceramic capacitors (1MHz)

## PC Board Layout Considerations

Careful PC board layout is critical to achieve clean and stable operation. The switching power stage requires particular attention. Follow these guidelines for good PC board layout:


- Place decoupling capacitors as close to the IC as possible. Keep power ground plane (connected to PGND) and signal ground plane (connected to GND) separate. Star connect both ground plane at output capacitor.
- Connect input and output capacitors to the power ground plane; connect all other capacitors to the signal ground plane.
- 3) Keep the high-current paths as short and wide as possible. Keep the path of switching current short and minimize the loop area formed by the high-side MOSFET, the low side MOSFET, and the input capacitors. Avoid vias in the switching paths.
- 4) Connect IN, LX, and PGND separately to a large copper area to help cool the IC to further improve efficiency and long-term reliability.
- 5) Ensure all feedback connections are short and direct. Place the feedback resistors as close to the IC as possible.
- 6) Route high-speed switching nodes away from sensitive analog areas (FB, COMP).

\_Chip Information


TRANSISTOR COUNT: 5000

PROCESS: BICMOS

#### **Functional Diagram**




#### Pin Configuration



/U/IXI/N

#### Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.