

www.ti.com

BQ32000

SLUS900D-DECEMBER 2008-REVISED NOVEMBER 2010

WWW.DZSC.COM

REAL-TIME CLOCK (RTC)

Check for Samples: BQ32000

APPLICATIONS

General consumer electronics

FEATURES

- Automatic Switchover to Backup Supply
- I²C Interface Supports Serial Clock up to 400 kHz
- Uses 32.768-kHz Crystal With -63-ppm to +126-ppm Adjustment
- **Integrated Oscillator-Fail Detection**
- 8-Pin SOIC Package
- -40°C to 85°C Ambient Operating Temperature

DESCRIPTION

The bg32000 device is a compatible replacement for industry standard real-time clocks.

The bq32000 features an automatic backup supply with integrated trickle charger. The backup supply can be implemented using a capacitor or non-rechargeable battery. The bq32000 has a programmable calibration adjustment from -63 ppm to +126 ppm. The bq32000 registers include an OF (oscillator fail) flag indicating the status of the RTC oscillator, as well as a STOP bit that allows the host processor to disable the oscillator. The time registers are normally updated once per second, and all the registers are updated at the same time to prevent a timekeeping glitch. The bq32000 includes automatic leap-year compensation.

ORDERING INFORMATION⁽¹⁾

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
–40°C to 85°C	SOIC – D	Reel of 2500	BQ32000DR	bq32000 xx y zzzz ⁽³⁾	

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI WWW.DZSC.COM web site at www.ti.com.

Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) xx = date code, y = assembly site, zzzz = lot code



df.dzsc.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SL整體BBCSEMBER 2008-REVISED NOVEMBER 2010

www.ti.com




TERMINAL FUNCTIONS

NAME	NO.	TYPE	DESCRIPTION
Power and Grou	nd		
V _{CC}	8	-	Main device power
GND	4	-	Ground
V _{BACK}	3	-	Backup device power
Serial Interface			
SCL	6	I	I ² C serial interface clock
SDA	5	I/O	I ² C serial data
Interrupt			
IRQ	7	0	Configurable interrupt output. Open-drain output.
Oscillator			
OSCI	1	-	Oscillator input
OSCO	2	-	Oscillator output



<u>₩豐簡99Q32000"供应商</u>

SLUS900D – DECEMBER 2008 – REVISED NOVEMBER 2010



NOTE: All pullup resistors should be connected to V_{CC} such that no pullup is applied during backup supply operation.

SL#S9990 PES5MBER 2008: REVISED NOVEMBER 2010

STRUMENTS www.ti.com

EXAS

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			LIMIT	UNIT
V	Input voltage	V _{CC} to GND	–0.3 to 4	V
V _{IN}	Input voltage	All other pins to GND	–0.3 to V _{CC} + 0.3	V
TJ	Operating junction temperature		-40 to 150	°C
T _{STG}	Storage temperature range after reflow		-60 to 150	°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V_{CC}	Supply voltage, V _{CC} to GND	3		3.6	V
T _A	Operating free-air temperature	-40		85	°C
f _o	Crystal resonant frequency	•••	32.768		kHz
R_S	Crystal series resistance			40	kΩ
CL	Crystal load capacitance		12		pF

ELECTRICAL CHARACTERISTICS

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
Power	Supply					
I _{CC}	V _{CC} supply current			100		μA
V	De elume europhicuelte en	Operating	1.4		V _{CC}	V
VBACK	Backup supply voltage	Switchover	2.0		V _{CC}	V
IBACK	Backup supply current	$V_{CC} = 0 V$, $V_{BAT} = 3V$, Oscillator on, $T_A = 25^{\circ}C$		1.2	1.5	μA
Logic	Level Inputs		<u>.</u>			
V _{IL}	Input low voltage				0.3 V _{CC}	V
V _{IH}	Input high voltage		0.7 V _{CC}			V
I _{IN}	Input current	$0 V \le V_{IN} \le V_{CC}$	-1		1	μA
Logic	Level Outputs		<u>.</u>			
V _{OL}	Output low voltage	I _{OL} = 3 mA			0.4	V
IL.	Leakage current		-1		1	μA
Real-T	ime Clock Characteristics					
	Pre-calibration accuracy	V_{CC} = 3.3 V, V_{BAT} = 3 V, Oscillator on, T_A = 25°C		±35 ⁽¹⁾		ppm

(1) Typical accuracy is measured using reference board design and KDS DMX-26S surface-mount 32.768-kHz crystal. Variation in board design and crystal section results in different typical accuracy.



*警衔曾Q32000"供应商

SLUS900D - DECEMBER 2008 - REVISED NOVEMBER 2010

DEVICE INFORMATION

IRQ Function

The IRQ pin of the bq32000 functions as a general-purpose output or a frequency test output. The function of IRQ is configurable in the device register space by setting the FT, FTF, and OUT bits. On initial power cycles, the OUT bit is set to one, and the FTF and FT bits are set to zero. On subsequent power-ups, with backup supply present, the OUT bit remains unchanged, and the FTF and FT bits are set to zero. When operating on backup supply, the IRQ pin function is unused. IRQ pullup resistor should be tied to V_{CC} to prevent IRQ operation when operating on backup supply. The effect of the calibration logic is not normally observable when IRQ is configured to output 1 Hz. The calibration logic functions by periodically adjusting the width of the 1-Hz clock. The calibration effect is observable only every eight or sixteen minutes, depending on the sign of the calibration.




Figure 1. IRQ Pin Functional Diagra	am
-------------------------------------	----

Table 1. IRQ Function

FT	OUT	FTF	IRQ STATE
1	Х	1	1 Hz
1	Х	0	512 Hz
0	1	Х	1
0	0	Х	0

SL经销码 DESEMBER 2008-REVISED NOVEMBER 2010




V_{BACK} Switchover

The bq32000 has an internal switchover circuit that causes the device to switch from main power supply to backup power supply when the voltage of the main supply pin V_{CC} drops below a minimum threshold. The V_{BACK} switchover circuit uses an internal reference voltage V_{REF} derived from the on-chip bandgap reference; V_{REF} is approximately 2.8 V. The device switches to the V_{BACK} supply when V_{CC} is less than the lesser of V_{BACK} or V_{REF}. Similarly, the device switches to the V_{CC} supply when V_{CC} is greater than either V_{BACK} or V_{REF}.

Some registers are reset to default values when the RTC switches from main power supply to backup power supply. Please see the register definitions to determine what register bits are effected by a backup switchover (effected bits have thier reset value (1/0) shown for 'Cycle', bits that are unchanged by backup are maked 'UC').

The time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.







SLUS900D – DECEMBER 2008 – REVISED NOVEMBER 2010

*查椅曾Q32000"供应商

Trickle Charge

The bq32000 includes a trickle charge circuit to maintain the charge of the backup supply when a super capacitor is used. The trickle charge circuit is implemented as a series of three switches that are independently controlled by setting the TCHE[3:0], TCH2, and TCFE bits in the register space.

TCHE[3:0] must be written as 0x5h and TCH2 as 1 to close the trickle charge switches and enable charging of the backup supply from V_{CC} . Additionally, TCFE can be set to 1 to bypass the internal diode and boost the charge voltage of the backup supply. All trickle charge switches are opened when the device is initially powered on and each time the device switches from the main supply to the backup supply. The trickle charge circuit is intended for use with super capacitors; however, it can be used with a rechargeable battery under certain conditions. Care must be taken not to overcharge a rechargeable battery when enabling trickle charge. Follow all charging guidelines specific to the rechargeable battery or super capacitor when enabling trickle charge.




Figure 3. Trickle Charge Switch Functional Diagram

I²C Serial Interface

The I²C interface allows control and monitoring of the RTC by a microcontroller. I²C is a two-wire serial interface developed by Philips Semiconductor (see I²C-Bus Specification, Version 2.1, January 2000).

The bus consists of a data line (SDA) and a clock line (SCL) with off-chip pullup resistors. When the bus is idle, both SDA and SCL lines are pulled high.

A master device, usually a microcontroller or a digital signal processor, controls the bus. The master is responsible for generating the SCL signal and device addresses. The master also generates specific conditions that indicate the START and STOP of data transfer.

A slave device receives and/or transmits data on the bus under control of the master device. This device operates only as a slave device.

 I^2C communication is initiated by a master sending a start condition, a high-to-low transition on the SDA I/O while SCL is held high. After the start condition, the device address byte is sent, most-significant bit (MSB) first, including the data direction bit (R/W). After receiving a valid address byte, this device responds with an acknowledge, a low on the SDA I/O during the high of the acknowledge-related clock pulse. This device responds to the I²C slave address 11010000b for write commands and slave address 11010001b for read commands.

This device does not respond to the general call address.

A data byte follows the address acknowledge. If the R/W bit is low, the data is written from the master. If the R/W bit is high, the data from this device are the values read from the register previously selected by a write to the subaddress register. The data byte is followed by an acknowledge sent from this device. Data is output only if complete bytes are received and acknowledged.


A stop condition, which is a low-to-high transition on the SDA I/O while the SCL input is high, is sent by the master to terminate the transfer. A master device must wait at least 60 μ s after the RTC exits backup mode to generate a START condition.

Copyright © 2008–2010, Texas Instruments Incorporated

TEXAS INSTRUMENTS

SL经销DBESSTOFF 2008-REVISED NOVEMBER 2010








Figure 4. I²C Timing Diagram

Table 2	2. I ² C	Timing
---------	---------------------	--------

	DADAMETED	STAN	DARD M	ODE	FAST M			
	PARAMETER	MIN	TYP	MAX	MIN	TYP	MAX	UNIT
f _{scl}	I ² C clock frequency	0		100	0		400	kHz
t _{sch}	I ² C clock high time	4			0.6			μS
t _{scl}	I ² C clock low time	4.7			1.3			μS
t _{sp}	I ² C spike time	0		50	0		50	ns
t _{sds}	I ² C serial data setup time	250			100			ns
t _{sdh}	I ² C serial data hold time	0			0			ns
t _{icr}	I ² C input rise time			1000	20 + 0.1C _b ⁽¹⁾		300	ns
t _{icf}	I ² C input fall time			300	20 + 0.1C _b ⁽¹⁾		300	ns
t _{ocf}	I ² C output fall time			300	20 + 0.1C _b ⁽¹⁾		300	μS
t _{buf}	I ² C bus free time	4.7			1.3			μS
t _{sts}	I ² C Start setup time	4.7			0.6			μs
t _{sth}	I ² C Start hold time	4			0.6			μS
t _{sps}	I ² C Stop setup time	4			0.6			μS
t _{vd (data)}	Valid data time (SCL low to SDA valid)			1			1	μS
t _{vd (ack)}	Valid data time of ACK (ACK signal from SCL low to SDA low)			1			1	μS

(1) $C_b = total capacitance of one bus line in pF$



SLUS900D - DECEMBER 2008 - REVISED NOVEMBER 2010




Figure 6. I²C Write Mode

Register Maps

Table 3. Normal Registers

REGISTER	ADDRESS (HEX)	REGISTER NAME	DESCRIPTION
0	0x00	SECONDS	Clock seconds and STOP bit
1	0x01	MINUTES	Clock minutes
2	0x02	CENT_HOURS	Clock hours, century, and CENT_EN bit
3	0x03	DAY	Clock day
4	0x04	DATE	Clock date
5	0x05	MONTH	Clock month
6	0x06	YEARS	Clock years
7	0x07	CAL_CFG1	Calibration and configuration
8	0x08	TCH2	Trickle charge enable
9	0x09	CFG2	Configuration 2

Table 4. Special Function Registers

REGISTER	ADDRESS (HEX)	REGISTER NAME	DESCRIPTION
32	0x20	SF KEY 1	Special function key 1
33	0x21	SF KEY 2	Special function key 2
34	0x22	SFR	Special function register

SL#S9990 PES5MBER 2008: REVISED NOVEMBER 2010

Normal Register Descriptions

			l able 5.	SECONDS	Register			
Address	0x00							
Name	SECON	DS						
Initial Value	0XXXX	KXb						
Description	Clock se	econds and ST	OP bit					
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
STOP		10_SECOND 1_SECOND						
r/w		r/w			r,	/w		Read/Write
0	Х	Х	Х	Х	Х	Х	Х	Initial
UC	UC	UC	UC	UC	UC	UC	UC	Cycle
STOP	Oscillator stop. The STOP bit is used to force the oscillator to stop oscillating. STOP is set to 0 on initial application of power, on all subsequent power cycles STOP remains unchanged. On initial power application STOP can be written to 1 and then written to 0 to force start the oscillator. 0 Normal 1 Stop							
10_SECOND	BCD of tens of seconds. The 10_SECOND bits are the BCD representation of the number of tens of seconds on the clock. Valid values are 0 to 5. If invalid data is written to 10_SECOND, the clock will update with invalid data in 10_SECOND until the counter rolls over; thereafter, the data in 10_SECOND is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.							
1_SECOND	BCD of seconds. The 1_SECOND bits are the BCD representation of the number of seconds on the clock. Valid values are 0 to 9. If invalid data is written to 1_SECOND, the clock will update with invalid data in 1_SECOND until the counter rolls over; thereafter, the data in 1_SECOND is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.							
			Table 6	. MINUTES	Register			
Address	0x01							
Name	MINUTE	ES						
Initial Value	1XXXXX	КХb						
Description	Clock m	inutes						
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
OF		10_MINUTE			1_MI	NUTE		Name
r/w		r/w			r,	/w		Read/Write
1	Х	Х	Х	Х	Х	Х	Х	Initial
0	UC	UC	UC	UC	UC	UC	UC	Cycle
OF			bit is a latched fla					

Table 5. SECONDS Register

Oscillator fail flag. The OF bit is a latched flag indicating when the 32.768-kHz oscillator has dropped at least four consecutive pulses. The OF flag is always set on initial power-up, and it can be cleared through the serial interface. When OF is 0, no oscillator failure has been detected. When OF is 1, the oscillator fail detect circuit has detected at least four consecutive dropped pulses.

0 No failure detected

1 Failure detected

10_MINUTE BCD of tens of minutes. The 10_MINUTE bits are the BCD representation of the number of tens of minutes on the clock. Valid values are 0 to 5. If invalid data is written to 10_MINUTE, the clock will update with invalid data in 10_MINUTE until the counter rolls over; thereafter, the data in 10_MINUTE is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

1_MINUTE BCD of minutes. The 1_MINUTE bits are the BCD representation of the number of minutes on the clock. Valid values are 0 to 9. If invalid data is written to 1_MINUTE, the clock will update with invalid data in 1_MINUTE until the counter rolls over; thereafter, the data in 1_MINUTE is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

www.ti.com

SLUS900D - DECEMBER 2008 - REVISED NOVEMBER 2010

"豐樹"的Q32000"供应商

Table 7. CENT_HOURS Register

Address	0x02							
Name	CENT_H	IOURS						
Initial Value	XXXXXX	XXb						
Description	Clock ho	ours, century, a	nd CENT_EN b	it				
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
CENT_EN	CENT	10_H	IOUR		1_H	OUR		Name
r/w	r/w	r	/w		r/	/w		Read/Write
Х	Х	Х	Х	Х	Х	Х	Х	Initial
UC	UC	UC	UC	UC	UC	UC	UC	Cycle
CENT_EN CENT 10_HOUR	tracks the ce 0 Cen 1 Cen Century. The the year cou CENT (1 for	ntury using the tury disabled tury enabled CENT bit trac nt rolls from 99 current century	ks the century v to 00. Because and 0 for next	the century tim ENT_EN is set to when century tim the clock comp century, or 0 for a 10 HOUR bits	o 0, the clock igr ekeeping is ena liments the CEN current century	bled. The CENT bled. The clock IT bit, the user and 1 for next	bit. toggles the Cl can define the century).	ENT bit when
10_HOOK	the clock, in invalid data i	24-hour format n 10_HOUR ui	. Valid values a ntil the counter r	re 0 to 2. If inval	id data is writter fter, the data in	n to 10_HOUR, 10_HOUR is va	the clock will u alid. Time keep	
1_HOUR	hour format. 1_HOUR unt	Valid values a il the counter r	re 0 to 9. If inval olls over; therea	JR bits are the E lid data is writter after, the data in om backup pow	n to 1_HOUR, th 1_HOUR is vali	e clock will upd d. Time keeping	late with invalic g registers can	

Table 8. DAY Register

Address	0x03										
Name	DAY										
Initial Value	00000X	XXb									
Description	Clock da	Clock day									
D7	De	D5	D4	50	D2	D1	DO	BIT(S)			

D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
		RSVD			Name			
	r/w					r/w		
0	0	0	0	0	Х	Х	Х	Initial
0	0	0	0	0	UC	UC	UC	Cycle

RSVD DAY Reserved. The RSVD bits should always be written as 0.

BCD of the day of the week. The DAY bits are the BCD representation of the day of the week. Valid values are 1 to 7 and represent the days from Sunday to Saturday. DAY updates if set to 0 until the counter rolls over; thereafter, the data in DAY is valid. Time keeping registers can take up to 1 second to update after the RTC switches from backup power supply to main power supply.

- 1 Sunday
- 2 Monday
- 3 Tuesday
- 4 Wednesday
- 5 Thursday
- 6 Friday
- 7 Saturday

SI 些 網 DE CESEMBER 2010

www.ti.com

Table 9. DATE Register

Address Name Initial Value Description	0x04 DATE 00XXXX Clock da							
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
RS	VD	10_[DATE		1_D	ATE		Name
r/	Ŵ	r.					Read/Write	
0	0	Х	Х	Х	Х	Х	Х	Initial
0	0	UC	UC	UC	UC	UC	UC	Cycle
RSVD 10_DATE	BCD of tens 3 ⁽¹⁾ . If invalie thereafter, th	of date. The 10 d data is writter ne data in 10_D	to 10_DATE, th	the BCD repres the clock will update the keeping regis	ate with invalid o	data in 10_DATE	E until the cou	
1_DATE	data is writte data in 1_D/	en to 1_DATE, f	he clock will upo ne keeping regis) representation date with invalid sters can take up	data in 1_DATE	until the counte	er rolls over; th	nereafter, the

¹⁰_DATE and 1_DATE must form a valid date, 01 to 31, dependent on month and year. (1)

			Table 1	0. MONTH F	legister						
Address	0x05										
Name	MONTH	MONTH									
Initial Value	000XXX	000XXXXb									
Description	Clock m	onth									
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)			
	RSVD		10_MONTH		1_M0	ЭNTH		Name			
	r/w		r/w		r/	/w		Read/Write			
0	0	0	Х	Х	Х	Х	х	Initial			
0	0	0	UC	UC	UC	UC	UC	Cycle			
RSVD	Reserved. T	he RSVD bits s	should always be	written as 0.							
10_MONTH	BCD of tens are 0 to 1 ⁽¹⁾	of month. The If invalid data	10_MONTH bits is written to 10_I	are the BCD re MONTH, the clo	presentation of ck will update w	the tens of mon vith invalid data i	th on the clocl n 10_MONTH	<. Valid values until the			

counter rolls over; thereafter, the data in 10_MONTH is valid. BCD of month. The 1_MONTH bits are the BCD representation of the month on the clock. Valid values are 0 to 9⁽¹⁾. If 1_MONTH

invalid data is written to 1_MONTH, the clock will update with invalid data in 1_MONTH until the counter rolls over; thereafter, the data in 1_MONTH is valid.

(1) 10_MONTH and 1_MONTH must form a valid date, 01 to 12.



SLUS900D-DECEMBER 2008-REVISED NOVEMBER 2010

			Table 1	1. YEARS R	egister				
Address	0x06								
Name	YEARS								
Initial Value	XXXXXX	XXXXXXXb							
Description	Clock ye	ear							
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)	
	10_Y	'EAR			1_YE	EAR		Name	
	r/	w			r⁄v	N		Read/Write	
Х	Х	Х	Х	Х	Х	Х	Х	Initial	
UC	UC	UC	UC	UC	UC	UC	UC	Cycle	
10_YEAR	to 9. If invali thereafter, th	d data is written	to 10_YEAR, tl EAR is valid. Tir	re the BCD repre he clock will upd me keeping regis n power supply.	ate with invalid	data in 10_YEA	R until the cour	nter rolls over;	
1_YEAR	data is writte data in 1_YE	en to 1_YEAR, t	he clock will up ne keeping regis	D representation date with invalid sters can take up	data in 1_YEAR	t until the count	er rolls over; the	ereafter, the	

Table 12. CAL_CFG1 Register

					•			
Address	0x07							
Name	CAL_CF	G1						
Initial Value	100000	00b						
Description	Calibrat	ion and control						
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
OUT	FT	S			CAL			Name
r/w	r/w	r/w			r/w			Read/Write
1	0	0	0	0	0	0	0	Initial
UC	UC	UC	UC	UC	UC	UC	UC	Cycle
FT	1 IRQ	the IRQ pin. T able	is used to enable he FTF bit in the					quare wave is
S	slows the R ⁻ 0 Slov		determines the p en the calibratior			to the oscillator.	If S is 0, ther	the calibration
CAL	Calibration.	The CAL bits a	long with S deter	rmine the calibra	tion amount as	shown in Table	13.	

Table 13. Calibration

CAL (DEC)	S = 0	S = 1
0	+0 ppm	–0 ppm
1	+2 ppm	–4 ppm
N	+N / 491520 (per minute)	–N / 245760 (per minute)
30	+61 ppm	–122 ppm
31	+63 ppm	–126 ppm

Copyright © 2008–2010, Texas Instruments Incorporated

SLUS THE DESTINGT AND THE ADDRESS AND AND A STATE AND

www.ti.com

Table 14. TCH2 Register

A								
Address	0x08							
Name	TCH2							
Initial Value	1001000)0b						
Description	Trickle c	harge TCH2 co	ontrol					
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)
RS	VD	TCH2			RSVD			Name
r/	w	r/w			r/w			Read/Write
1	0	0	1	0	0	0	0	Initial
UC	0	0	1	UC	UC	UC	UC	Cycle
RSVD	Reserved. T	he RSVD bits s	hould always be	e written as 0.				
TCH2	charge switc TCH2 is 1, th	hes must be clo nen the TCH2 s		termines if the in r trickle charging				
	0 Ope 1 Clos							
	1 0100							
			Table	15. CFG2 Re	egister			
Address	0x09		Table	15. CFG2 Re	egister			
	CFG2		Table	15. CFG2 Re	egister			
Name		10b	Table	15. CFG2 Re	egister			
Name Initial Value	CFG2		Table	15. CFG2 Re	egister			
Name Initial Value	CFG2 1010101		Table	15. CFG2 Re	egister D2	D1	D0	BIT(S)
Name Initial Value Description	CFG2 1010101 Configur	ration 2 D5					D0	BIT(S) Name
Name Initial Value Description D7	CFG2 1010101 Configur D6	D5	D4		D2 TC		D0	
Name Initial Value Description D7 RSVD	CFG2 1010101 Configur D6 TCFE	D5	D4 SVD		D2 TC	HE	D0 0	Name
Description D7 RSVD r/w	CFG2 1010101 Configur D6 TCFE r/w	ration 2 D5 RS r/	D4 SVD W	D3	D2 TC r/	HE W		Name Read/Write
Name Initial Value Description D7 RSVD r/w 1 1	CFG2 1010101 Configur D6 TCFE r/w 0 0	ration 2 D5 RS r/ 1 UC	D4 SVD /w 0	D3 1 1	D2 TC r/ 0	HE w 1	0	Name Read/Write Initial
Name Initial Value Description D7 RSVD r/w 1 1 RSVD	CFG2 1010101 Configur D6 TCFE r/w 0 0 0 Reserved. T Trickle charg	ration 2 D5 RS r/ 1 UC he RSVD bits s	D4 SVD /w UC hould always be The TCFE bit is	D3 1 1	D2 TC r/ 0 0	HE /w 1 1	0	Name Read/Write Initial Cycle
Name Initial Value Description D7 RSVD r/w 1 1 1 RSVD	CFG2 1010101 Configur D6 TCFE r/w 0 0 0 Reserved. T Trickle charg	ration 2 D5 RS r/ 1 UC he RSVD bits s ge FET bypass. is 1, the FET is	D4 SVD /w UC hould always be The TCFE bit is	D3 1 1 written as 0.	D2 TC r/ 0 0	HE /w 1 1	0	Name Read/Write Initial Cycle
Name Initial Value Description D7 RSVD r/w 1	CFG2 1010101 Configur D6 TCFE r/w 0 0 Reserved. T Trickle charg When TCFE	ration 2 D5 RS r/ 1 UC he RSVD bits s ge FET bypass. is 1, the FET is en	D4 SVD /w UC hould always be The TCFE bit is	D3 1 1 written as 0.	D2 TC r/ 0 0	HE /w 1 1	0	Name Read/Write Initial Cycle



SLUS900D-DECEMBER 2008-REVISED NOVEMBER 2010

₩警**拾92000**"供应商

Special Function Registers

Table 16. SF KEY 1 Register

Address	0x20
Name	SF KEY 1
Initial Value	0000000b
Description	Special function key 1

D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)		
	SF KEY B1									
			r,	/w				Read/Write		
0	0	0	0	0	0	0	0	Initial		
0	0	0	0	0	0	0	0	Cycle		

SF KEY B1

Special function access key byte 1. Reads as 0x00, and key is 0x5E.

The SF KEY 1 and SF KEY 2 registers are used to enable access to the main special function register (SFR). Access to SFR is granted only after the special function keys are written sequentially to SF KEY 1 and SF KEY 2. Each write to the SFR must be preceded by writing the SF keys to the SF key registers, in order, SF KEY 1 then SF KEY 2.

Table 17. SF KEY 2 Register

Address	0x21	0x21									
Name	SF KEY	SF KEY 2									
Initial Value	000000	0000000b									
Description	Special	function key 2									
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)			
			SF K	CEY 2				Name			
			r/	/w				Read/Write			
0	0	0	0	0	0	0	0	Initial			
0	0	0	0	0	0	0	0	Cycle			

SF KEY 2

Special function access key byte 2. Reads as 0x00, and key is 0xC7.

The SF KEY 1 and SF KEY 2 registers are used to enable access to the main special function register (SFR). Access to SFR is granted only after the special function keys are written sequentially to SF KEY 1 and SF KEY 2. Each write to the SFR must be preceded by writing the SF keys to the SF key registers, in order, SF KEY 1 then SF KEY 2.

Table 18. SFR Register

					0						
Address	0x22										
Name	SFR	SFR									
Initial Value	000000	0000000b									
Description	Special	Special function register 1									
D7	D6	D5	D4	D3	D2	D1	D0	BIT(S)			
	FTF	Name									
	r/w	Read/Write									
0	0	0	0	0	0	0	0	Initial			
0	0	0	0	0	0	0	0	Cycle			

RSVD FTF Reserved. The RSVD bits should always be written as 0.

Force calibration to 1 Hz. FTF allows the frequency of the calibration output to be changed from 512 Hz to 1 Hz. By default, FTF is cleared, and the RTC outputs a 512-Hz calibration signal. Setting FTF forces the calibration signal to 1 Hz, and the calibration tracks the internal ppm adjustment. Note: The default 512-Hz calibration signal does not include the effect of the ppm adjustment.

- 0 Normal 512-Hz calibration
- 1 1-Hz calibration



www.ti.com

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Pe
BQ32000D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
BQ32000DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www. information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information but may not have conducted destructive testing or chemical ar TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu

◆ TEXAS INSTRUMENTS 查询"BQ32000"供应商

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	· /	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
BQ32000DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



PACKAGE MATERIALS INFORMATION

20-Oct-2010




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
BQ32000DR	SOIC	D	8	2500	346.0	346.0	29.0

D (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AA.



LAND PATTERN DATA

查询"BQ32000"供应商



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



查询"BQ32000"供应商

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Communications and Telecom	www.ti.com/communications
DSP	dsp.ti.com	Computers and Peripherals	www.ti.com/computers
Clocks and Timers	www.ti.com/clocks	Consumer Electronics	www.ti.com/consumer-apps
Interface	interface.ti.com	Energy	www.ti.com/energy
Logic	logic.ti.com	Industrial	www.ti.com/industrial
Power Mgmt	power.ti.com	Medical	www.ti.com/medical
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Space, Avionics & Defense	www.ti.com/space-avionics-defense
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video and Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless-apps

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2010, Texas Instruments Incorporated