

### **General Description**

The MAX1437B octal, 12-bit analog-to-digital converter (ADC) features fully differential inputs, a pipelined architecture, and digital error correction incorporating a fully differential signal path. This ADC is optimized for low-power and high-dynamic performance in medical imaging instrumentation and digital communications applications. The MAX1437B operates from a 1.8V single supply and consumes only 768mW (96mW per channel) while delivering a 70.2dB (typ) signal-to-noise ratio (SNR) at a 5.3MHz input frequency. In addition to low operating power, the MAX1437B features a low-power standby mode for idle periods.

An internal 1.24V precision bandgap reference sets the full-scale range of the ADC. A flexible reference structure allows the use of an external reference for applications requiring increased accuracy or a different input voltage range. The reference architecture is optimized for low noise.

A single-ended clock controls the data-conversion process. An internal duty-cycle equalizer compensates for wide variations in clock duty cycle. An on-chip phase-locked loop (PLL) generates the high-speed serial low-voltage differential signal (LVDS) clock.

The MAX1437B has self-aligned serial LVDS outputs for data, clock, and frame-alignment signals. The output data is presented in two's complement format.

The MAX1437B offers a maximum sample rate of 50Msps. This device is available in a small, 10mm x 10mm x 0.8mm, 68-pin thin QFN package with exposed pad and is specified for the extended industrial (-40°C to +85°C) temperature range.

Applications

Ultrasound and Medical Imaging Instrumentation Multichannel Communications

#### **Features**

- Excellent Dynamic Performance 70.2dB SNR at 5.3MHz 98dBc SFDR at 5.3MHz
   82dB Channel Isolation at 5.3MHz
- Ultra-Low Power
   96mW per Channel (Normal Operation)
- Serial LVDS Outputs
- Pin-Selectable LVDS/SLVS (Scalable Low-Voltage Signal) Mode
- LVDS Outputs Support Up to 30in FR-4 Backplane Connections
- Test Mode for Digital Signal Integrity
- Fully Differential Analog Inputs
- Wide Differential Input Voltage Range (1.4Vp-p)
- On-Chip 1.24V Precision Bandgap Reference
- Clock Duty-Cycle Equalizer
- Compact, 68-Pin Thin QFN Package with Exposed
  Pad
- Evaluation Kit Available (Order MAX1437BEVKIT)

### **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX1437BETK+	-40°C to +85°C	68 Thin QFN-EP*

+Denotes a lead(Pb)-free/RoHS-compliant package. \*EP = Exposed pad.



Pin Configuration appears at end of data sheet.

### 

Maxim Integrated Products 1

**Ferroricing**, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

K1437B

### **ABSOLUTE MAXIMUM RATINGS**

AVDD to GND	
CVDD to GND	0.3V to +3.6V
OVDD to GND	-0.3V to +2.0V
IN_P, IN_N to GND	0.3V to (V <sub>AVDD</sub> + 0.3V)
CLK to GND	0.3V to (VCVDD + 0.3V)
OUT_P, OUT_N, FRAME_,	
CLKOUT_ to GND	0.3V to (V <sub>OVDD</sub> + 0.3V)
DT, SLVS/LVDS, LVDSTEST, PLL_,	
REFIO, REFADJ, CMOUT to GND.	0.3V to (V <sub>AVDD</sub> + 0.3V)

Continuous Power Dissipation ( $T_A = +70^{\circ}C$ )	
68-Pin Thin QFN 10mm x 10mm x 0.8mm	
(derated 70mW/°C above +70°C)	4000mW
Operating Temperature Range	40°C to +85°C
Maximum Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **ELECTRICAL CHARACTERISTICS**

 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0$ , external  $V_{REFIO} = 1.24V$ ,  $C_{REFIO}$  to  $GND = 0.1\mu$ F II  $1.0\mu$ F,  $C_{REFP}$  to  $GND = 10\mu$ F,  $f_{CLK} = 50$ MHz (50% duty cycle),  $V_{DT} = 0$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	МАХ	UNITS	
DC ACCURACY (Note 2)		•	•				
Resolution	Ν		12			Bits	
Integral Nonlinearity	INL			±0.3	±2.5	LSB	
Differential Nonlinearity	DNL	No missing codes over temperature		±0.25	±1	LSB	
Offset Error					±0.5	%FS	
Gain Error			-3	±0.5	+2	%FS	
ANALOG INPUTS (IN_P, IN_N)							
Input Differential Range	VID	Differential input		1.4		VP-P	
Common-Mode Voltage Range	VCMO			0.76		V	
Common-Mode Voltage Range Tolerance		(Note 3)		±50		mV	
Differential Input Impedance	RIN	Switched capacitor load		2		kΩ	
Differential Input Capacitance	CIN			12.5		pF	
CONVERSION RATE							
Maximum Conversion Rate	fSMAX		50			MHz	
Minimum Conversion Rate	fsmin			4.0		MHz	
Data Latency				6.5		Cycles	
DYNAMIC CHARACTERISTICS	differential i	nputs, 4096-point FFT) (Note 2)					
Cignal to Naise Datis	tio SNR $f_{IN} = 5.3$ MHz at -0.5dBFS 70.2	70.2		-10			
Signal-to-Noise Ratio		f <sub>IN</sub> = 20MHz at -0.5dBFS	67	70.2		dB	
Cignal to Naise and Distortion	SINAD	$f_{IN} = 5.3MHz$ at -0.5dBFS		70.2		dD	
Signal-to-Noise and Distortion	SINAD	$f_{IN} = 20MHz \text{ at } -0.5dBFS$	67	70.1		dB	
Effective Number of Dite	ENOB	$f_{IN} = 5.3MHz$ at -0.5dBFS		11.4			
Effective Number of Bits	ENOR	f <sub>IN</sub> = 20MHz at -0.5dBFS	10.8	11.4		Bits	
Pourious Free Dynamia Dance		f <sub>IN</sub> = 5.3MHz at –0.5dBFS		98		dDe	
Spurious-Free Dynamic Range	SFDR	f <sub>IN</sub> = 20MHz at -0.5dBFS	79	93		dBc	

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0$ , external  $V_{REFIO} = 1.24V, C_{REFIO}$  to  $GND = 0.1\mu$ F II  $1.0\mu$ F,  $C_{REFP}$  to  $GND = 10\mu$ F,  $C_{REFN}$  to  $GND = 10\mu$ F,  $f_{CLK} = 50$ MHz (50% duty cycle),  $V_{DT} = 0$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	ТҮР	MAX	UNITS
Tatal I I anno an ia Diatanti an		$f_{IN} = 5.3MHz$ at -0.5dBFS		-96		-10 -
Total Harmonic Distortion	THD	$f_{IN} = 20MHz \text{ at } -0.5dBFS$		-93	-78	dBc
Intermodulation Distortion	IMD	$f_1 = 5.3$ MHz at -6.5dBFS $f_2 = 6.3$ MHz at -6.5dBFS		90.7		dBc
Third-Order Intermodulation	IM3	f <sub>1</sub> = 5.3MHz at -6.5dBFS f <sub>2</sub> = 6.3MHz at -6.5dBFS		98.7		dBc
Aperture Jitter	t <sub>AJ</sub>	Figure 10		< 0.4		psrms
Aperture Delay	t <sub>AD</sub>	Figure 10		1		ns
Small-Signal Bandwidth	SSBW	Input at -20dBFS		100		MHz
Full-Power Bandwidth	LSBW	Input at -0.5dBFS		100		MHz
Output Noise		$IN_P = IN_N$		0.44		LSB <sub>RMS</sub>
Overrange Recovery Time	tor	$R_S = 25\Omega$ , $C_S = 50pF$		1		Clock cycle
INTERNAL REFERENCE	•					•
REFADJ Internal Reference-Mode Enable Voltage		(Note 4)			0.1	V
REFADJ Low-Leakage Current				1.5		mA
REFIO Output Voltage	VREFIO		1.18	1.24	1.30	V
Reference Temperature Coefficient	TCREFIO			120		ppm/°C
EXTERNAL REFERENCE						
REFADJ External Reference- Mode Enable Voltage		(Note 4)	VAVDD - 0.1V			V
REFADJ High-Leakage Current				200		μA
REFIO Input Voltage				1.24		V
REFIO Input Voltage Tolerance				±5		%
REFIO Input Current	IREFIO			< 1		μA
COMMON-MODE OUTPUT (CMO	UT)					
CMOUT Output Voltage	Vсмоит			0.76		V
CLOCK INPUT (CLK)	-	-				-
Input High Voltage	VCLKH		0.8 x V <sub>CVDD</sub>			V
Input Low Voltage	VCLKL				0.2 x V <sub>CVDD</sub>	V
Clock Duty Cycle				50		%
Clock Duty-Cycle Tolerance				±30		%
	5.	Input at GND			5	
Input Leakage	DI <sub>IN</sub>	Input at V <sub>AVDD</sub>			80	μA
Input Capacitance	DCIN			5		pF



### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0$ , external  $V_{REFIO} = 1.24V$ ,  $C_{REFIO}$  to  $GND = 0.1\mu$ F II  $1.0\mu$ F,  $C_{REFP}$  to  $GND = 10\mu$ F,  $C_{REFN}$  to  $GND = 10\mu$ F,  $f_{CLK} = 50$ MHz (50% duty cycle),  $V_{DT} = 0$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.) (Note 1)

PARAMETER	SYMBOL		MIN	ТҮР	MAX	UNITS	
DIGITAL INPUTS (PLL_, LVDST	EST, DT, SLV	/S, STBY)		•			
Input High Threshold	Mu i			0.8 x			V
	VIH			Vavdd			v
Input Low Threshold	VIL					0.2 x	V
	•12					Vavdd	
Input Leakage	DIIN	Input at GND				5	μA
		Input at VAVDD				80	
Input Capacitance	DCIN				5		pF
LVDS OUTPUTS (OUT_P, OUT_	1						[
Differential Output Voltage	Vohdiff	$R_{\text{TERM}} = 100\Omega$		250		450	mV
Output Common-Mode Voltage	VOCM	$R_{\text{TERM}} = 100\Omega$		1.125		1.375	V
Rise Time (20% to 80%)	t <sub>RL</sub>	$R_{\text{TERM}} = 100\Omega$			350		ps
Fall Time (80% to 20%)	t <sub>FL</sub>	$R_{\text{TERM}} = 100\Omega$		350		ps	
SLVS OUTPUTS (OUT_P, OUT_				VDS = 1V, V	/ <sub>DT</sub> = 1V		
Differential Output Voltage	Vohdiff	$R_{\text{TERM}} = 100\Omega$			205 220		mV
Output Common-Mode Voltage	VOCM		$R_{\text{TERM}} = 100\Omega$				mV
Rise Time (20% to 80%)	t <sub>RS</sub>		$R_{\text{TERM}} = 100\Omega$ , $C_{\text{LOAD}} = 5\text{pF}$				ps
Fall Time (80% to 20%)	tFS	$R_{\text{TERM}} = 100\Omega$		320		ps	
STANDBY MODE (STBY)		1					
STBY Fall to Output Enable	<b>t</b> ENABLE				200		μs
STBY Rise to Output Disable	<b>t</b> DISABLE				60		ns
POWER REQUIREMENTS	-	1		r			
AVDD Supply Voltage Range	VAVDD			1.7	1.8	1.9	V
OVDD Supply Voltage Range	Vovdd			1.7	1.8	1.9	V
CVDD Supply Voltage Range	VCVDD			1.7	1.8	3.5	V
		f <sub>IN</sub> = 20MHz	$V_{STBY} = 0, V_{DT} = 0$		348	390	mA
AVDD Supply Current	IAVDD	at -0.5dBFS	$V_{STBY} = 0, V_{DT} = 1V$		348		110.0
			$V_{STBY} = 1V$ , no clock input		37		mA
		f <sub>IN</sub> = 20MHz	V <sub>STBY</sub> = 0		74	100	mA
OVDD Supply Current	IOVDD	IIN = 2010IHZ at -0.5dBFS	$V_{STBY} = 0, V_{DT} = 1V$		103		
			$V_{STBY} = 1V$ , no clock input		16		μA
CVDD Supply Current	ICVDD		only to bias ESD-protection input, Figure 2		0		mA
Power Dissipation	PDISS	$f_{IN} = 20MHz$ at	-0.5dBFS		759	882	mW

### **ELECTRICAL CHARACTERISTICS (continued)**

 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0$ , external  $V_{REFIO} = 1.24V$ ,  $C_{REFIO}$  to  $GND = 0.1\mu$ F II  $1.0\mu$ F,  $C_{REFP}$  to  $GND = 10\mu$ F,  $C_{REFN}$  to  $GND = 10\mu$ F,  $f_{CLK} = 50$ MHz (50% duty cycle),  $V_{DT} = 0$ ,  $T_A = T_{MIN}$  to  $T_{MAX}$ , unless otherwise noted. Typical values are at  $T_A = +25^{\circ}$ C.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP MAX	UNITS	
TIMING CHARACTERISTICS (Note 5)						
Data Valid to CLKOUT Rise/Fall	tod	Figure 5 (Note 6)	(t <sub>SAMPLE</sub> /24) - 0.15	(t <sub>SAMPLE</sub> /24) + 0.15	ns	
CLKOUT Output-Width High	tсн	Figure 5	tsa	MPLE/12	ns	
CLKOUT Output-Width Low	tCL	Figure 5	tsa	MPLE/12	ns	
FRAME Rise to CLKOUT Rise	tCF	Figure 4 (Note 6)	(t <sub>SAMPLE</sub> /24) - 0.15	(t <sub>SAMPLE</sub> /24) + 0.15	ns	
Sample CLK Rise to FRAME Rise	t <sub>SF</sub>	Figure 4 (Note 6)	(t <sub>SAMPLE</sub> /2) + 1.1	(t <sub>SAMPLE</sub> /2) + 2.6	ns	
Crosstalk		(Note 2)		-75	dB	
Gain Matching	CGM	f <sub>IN</sub> = 5.3MHz (Note 2)		±0.1	dB	
Phase Matching	Срм	f <sub>IN</sub> = 5.3MHz (Note 2)	:	±0.25	Degrees	

Note 1: Specifications at  $T_A \ge +25^{\circ}C$  are guaranteed by production testing. Specifications at  $T_A < +25^{\circ}C$  are guaranteed by design and characterization and not subject to production testing.

Note 2: See definition in the Parameter Definitions section at the end of this data sheet.

Note 3: See the *Common-Mode Output (CMOUT)* section.


Note 4: Connect REFADJ to GND directly to enable internal reference mode. Connect REFADJ to AVDD directly to disable the internal bandgap reference and enable external reference mode.

Note 5: Data valid to CLKOUT rise/fall timing is measured from 50% of data output level to 50% of clock output level.

Note 6: Guaranteed by design and characterization. Not subject to production testing.


### **Typical Operating Characteristics**

 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0$ , internal reference, differential input at -0.5dBFS, f<sub>IN</sub> = 5.3MHz, f<sub>CLK</sub> = 50MHz (50% duty cycle), V<sub>DT</sub> = 0, C<sub>LOAD</sub> = 10pF, T<sub>A</sub> = +25°C, unless otherwise noted.)




### **Typical Operating Characteristics (continued)**

 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0$ , internal reference, differential input at -0.5dBFS,  $f_{IN} = 5.3$ MHz,  $f_{CLK} = 50$ MHz (50% duty cycle),  $V_{DT} = 0$ ,  $C_{LOAD} = 10$ pF,  $T_A = +25^{\circ}$ C, unless otherwise noted.)




### Typical Operating Characteristics (continued)


 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0$ , internal reference, differential input at -0.5dBFS,  $f_{IN} = 5.3$ MHz,  $f_{CLK} = 50$ MHz (50% duty cycle),  $V_{DT} = 0$ ,  $C_{I,OAD} = 10$ pF,  $T_A = +25^{\circ}$ C, unless otherwise noted.)



### **Typical Operating Characteristics (continued)**

 $(V_{AVDD} = 1.8V, V_{OVDD} = 1.8V, V_{CVDD} = 3.3V, V_{GND} = 0$ , internal reference, differential input at -0.5dBFS,  $f_{IN} = 5.3MHz$ ,  $f_{CLK} = 50MHz$  (50% duty cycle),  $V_{DT} = 0$ ,  $C_{LOAD} = 10$  pF,  $T_A = +25$ °C, unless otherwise noted.)






I<sub>CMOUT</sub> (µA)

### **Pin Description**

PIN	NAME	FUNCTION
1	IN1P	Channel 1 Positive Input
2	IN1N	Channel 1 Negative Input
3	IN2P	Channel 2 Positive Input
4	IN2N	Channel 2 Negative Input
5	IN3P	Channel 3 Positive Input
6	IN3N	Channel 3 Negative Input
7, 8, 10, 11, 25, 26, 27, 60	AVDD	Analog Power Input. Connect AVDD to a 1.7V to 1.9V power supply. Bypass AVDD to GND with a $0.1\mu$ F capacitor as close as possible to the device. Bypass the AVDD power plane to the GND plane with a bulk capacitor of at least 2.2 $\mu$ F. Connect all AVDD pins to the same potential.
9, 18, 68	GND	Ground. Connect all GND pins to the same potential.
12	IN4P	Channel 4 Positive Input
13	IN4N	Channel 4 Negative Input
14	IN5P	Channel 5 Positive Input
15	IN5N	Channel 5 Negative Input
16	IN6P	Channel 6 Positive Input
17	IN6N	Channel 6 Negative Input
19	IN7P	Channel 7 Positive Input
20	IN7N	Channel 7 Negative Input
21	DT	Double Termination Select. Force DT high to select the internal $100\Omega$ termination between the differential output pairs. Force DT low to select no internal output termination.
22	SLVS/LVDS	Differential Output Signal Format Select Input. Force SLVS/LVDS high to select SLVS outputs. Force SLVS/LVDS low to select LVDS outputs.
23	CVDD	Clock Power Input. Connect CVDD to a 1.7V to 3.5V supply. Bypass CVDD to GND with a $0.1\mu$ F capacitor in parallel with a capacitor of at least 2.2 $\mu$ F. Install the bypass capacitors as close as possible to the device.
24	CLK	Single-Ended CMOS Clock Input
28, 31, 34, 39, 44, 49, 52	OVDD	Output Driver Power Input. Connect OVDD to a 1.7V to 1.9V power supply. Bypass OVDD to GND with a $0.1\mu$ F capacitor as close as possible to the device. Bypass the OVDD power plane to the GND plane with a bulk capacitor of at least 2.2 $\mu$ F. Connect all OVDD pins to the same potential.
29	OUT7N	Channel 7 Negative LVDS/SLVS Output
30	OUT7P	Channel 7 Positive LVDS/SLVS Output
32	OUT6N	Channel 6 Negative LVDS/SLVS Output
33	OUT6P	Channel 6 Positive LVDS/SLVS Output
35	OUT5N	Channel 5 Negative LVDS/SLVS Output
36	OUT5P	Channel 5 Positive LVDS/SLVS Output
37	OUT4N	Channel 4 Negative LVDS/SLVS Output
38	OUT4P	Channel 4 Positive LVDS/SLVS Output
40	FRAMEN	Negative Frame-Alignment LVDS/SLVS Output. A rising edge on the differential FRAME output aligns to a valid D0 in the output data stream.
41	FRAMEP	Positive Frame-Alignment LVDS/SLVS Output. A rising edge on the differential FRAME output aligns to a valid D0 in the output data stream.
42	CLKOUTN	Negative LVDS/SLVS Serial Clock Output

## \_Pin Description (continued)

PIN	NAME	FUNCTION
43	CLKOUTP	Positive LVDS/SLVS Serial Clock Output
45	OUT3N	Channel 3 Negative LVDS/SLVS Output
46	OUT3P	Channel 3 Positive LVDS/SLVS Output
47	OUT2N	Channel 2 Negative LVDS/SLVS Output
48	OUT2P	Channel 2 Positive LVDS/SLVS Output
50	OUT1N	Channel 1 Negative LVDS/SLVS Output
51	OUT1P	Channel 1 Positive LVDS/SLVS Output
53	OUTON	Channel 0 Negative LVDS/SLVS Output
54	OUTOP	Channel 0 Positive LVDS/SLVS Output
55	LVDSTEST	LVDS Test Pattern Enable. Force LVDSTEST high to enable the output test pattern, 0000 1011 1101. As with the analog conversion results, the test pattern data are output LSB first. Force LVDSTEST low for normal operation.
56	STBY	Standby Input. Force STBY high to put the MAX1437B into standby mode. In standby, the reference circuitry remains active. Force STBY low for normal operation.
57	PLL3	PLL Control Input 3. See Table 1 for details.
58	PLL2	PLL Control Input 2. See Table 1 for details.
59	PLL1	PLL Control Input 1. See Table 1 for details.
61	REFN	Negative Reference Bypass Output. Connect a capacitor of at least $1\mu$ F ( $10\mu$ F typ) between REFP and REFN, and connect a capacitor of at least $1\mu$ F ( $10\mu$ F typ) between REFN and GND. Place the capacitors as close as possible to the device on the same side of the PCB as the MAX1437B.
62	REFP	Positive Reference Bypass Output. Connect a capacitor of at least $1\mu$ F ( $10\mu$ F typ) between REFP and REFN, and connect a capacitor of at least $1\mu$ F ( $10\mu$ F typical) between REFN and GND. Place the capacitors as close as possible to the device on the same side of the PCB as the MAX1437B.
63	REFIO	Reference Input/Output. For internal reference operation (REFADJ = GND), the reference output voltage is 1.24V. For external reference operation (REFADJ = AVDD), apply a stable reference voltage at REFIO. Bypass to GND with a capacitor of at least 0.1µF.
64	REFADJ	Internal/External Reference Mode Select and Reference Adjust Input. For internal reference, connect REFADJ to GND. For external reference, connect REFADJ to AVDD. For adjusting the reference, see the <i>Full-Scale Range Adjustments Using the Internal Reference</i> section.
		Common-Mode Reference Voltage Output. CMOUT outputs the input common-mode voltage for DC-coupled applications. Bypass CMOUT to GND with a capacitor of at least $0.1\mu$ F.
66	INOP	Channel 0 Positive Input
67	INON	Channel 0 Negative Input
	EP	Exposed Pad. Internally connected to GND. Connect EP to a large ground plane for maximum thermal performance. Must be connected to GND.



### **Detailed Description**

#### **Input Circuit**

The MAX1437B ADC features fully differential inputs, a pipelined architecture, and digital error correction for high-speed signal conversion. The ADC pipeline architecture moves the samples taken at the inputs through the pipeline stages every half clock cycle. The converted digital results are serialized and sent through the LVDS/SLVS output drivers. The total clock-cycle latency from input to output is 6.5 clock cycles.

The MAX1437B offers 8 separate fully differential channels with synchronized inputs and outputs. Global standby minimizes power consumption. Figure 1 displays a simplified diagram of the input T/H circuits. In track mode, switches S1, S2a, S2b, S4a, S4b, S5a, and S5b are closed. The fully differential circuits sample the input signals onto the two capacitors (C2a and C2b) through switches S4a and S4b. S2a and S2b set the common mode for the operational transconductance amplifier (OTA), and open simultaneously with S1, sampling the input waveform. Switches S4a, S4b, S5a, and S5b are then opened before switches S3a and S3b connect capacitors C1a and C1b to the output of the amplifier and switch S4c is closed. The resulting differential voltages are held on capacitors C2a and C2b. The amplifiers charge capacitors C1a and C1b to the same values originally held on C2a and C2b. These values are






Figure 1. Internal Input Circuit

then presented to the first-stage quantizers and isolate the pipelines from the fast-changing inputs. Analog inputs, IN\_P to IN\_N, are driven differentially. For differential inputs, balance the input impedance of IN\_P and IN\_N for optimum performance.

#### Reference Configurations (REFIO, REFADJ, REFP, and REFN)

The MAX1437B provides an internal 1.24V bandgap reference or can be driven with an external reference voltage. The full-scale analog differential input range is  $\pm$ FSR. FSR (full-scale range) is given by the following equation:

$$FSR = \frac{(0.700 \times V_{REFIO})}{1.24V}$$

where V<sub>REFIO</sub> is the voltage at REFIO, generated internally or externally. For a V<sub>REFIO</sub> = 1.24V, the full-scale input range is  $\pm$ 700mV (1.4V<sub>P-P</sub>).

#### Internal Reference Mode

Connect REFADJ to GND to use the internal bandgap reference directly. The internal bandgap reference generates V<sub>REFIO</sub> to be 1.24V with a 120ppm/°C temperature coefficient in internal reference mode. Connect an external  $\geq 0.1\mu$ F bypass capacitor from REFIO to GND for stability. REFIO sources up to 200µA and sinks up to 200µA for external circuits, and REFIO has a 75mV/mA load regulation. Putting the MAX1437B into standby mode turns off all circuitry except the reference circuit, allowing the converter to power up faster when the ADC exits standby with a high-to-low transitional signal on STBY. The internal circuits of the MAX1437B require 200µs to power up and settle when the converter exits standby mode.

To compensate for gain errors or to decrease or increase the ADC's FSR, add an external resistor between REFADJ and GND or REFADJ and REFIO. This adjusts the internal reference value of the MAX1437B by up to  $\pm 5\%$  of its nominal value. See the *Full-Scale Range Adjustments Using the Internal Reference* section.



Connect  $\geq 1\mu F$  (10 $\mu F$  typ) capacitors to GND from REFP and REFN and a  $\geq 1\mu F$  (10 $\mu F$  typ) capacitor between REFP and REFN as close to the device as possible on the same side of the PCB.

#### External Reference Mode

The external reference mode allows for more control over the MAX1437B reference voltage and allows multiple converters to use a common reference. Connect REFADJ to AVDD to disable the internal reference. Apply a stable 1.18V to 1.30V source at REFIO. Bypass REFIO to GND with a  $\geq 0.1\mu$ F capacitor. The REFIO input impedance is >1M $\Omega$ .

#### **Clock Input (CLK)**

The MAX1437B accepts a CMOS-compatible clock signal with a wide 20% to 80% input clock duty cycle. Drive CLK with an external single-ended clock signal. Figure 2 shows the simplified clock input diagram.

Low clock jitter is required for the specified SNR performance of the MAX1437B. Analog input sampling occurs on the rising edge of CLK, requiring this edge to provide the lowest possible jitter. Jitter limits the maximum SNR performance of any ADC according to the following relationship:

$$SNR = 20 \times log \left(\frac{1}{2 \times \pi \times f_{IN} \times t_J}\right)$$

where f<sub>IN</sub> represents the analog input frequency and t<sub>J</sub> is the total system clock jitter.

#### PLL Inputs (PLL1, PLL2, PLL3)

The MAX1437B features a PLL that generates an output clock signal with six times the frequency of the input clock. The output clock signal is used to clock data out of the MAX1437B (see the *System Timing Requirements*)




Figure 2. Clock Input Circuitry

Table 1. PLL1, PLL2, and PLL3
Configuration Table

PLL1	PLL2	PLL3		CK RANGE Hz)
			MIN	МАХ
0	0	0	45.0	50.0
0	0	1	32.5	45.0
0	1	0	22.5	32.5
0	1	1	16.3	22.5
1	0	0	11.3	16.3
1	0	1	8.1	11.3
1	1	0	5.6	8.1
1	1	1	4.0	5.6

section). Set the PLL1, PLL2, and PLL3 pins according to the input clock range provided in Table 1.

#### **System Timing Requirements**

Figure 3 shows the relationship between the analog inputs, input clock, frame-alignment output, serial-clock output, and serial-data output. The differential analog input (IN\_P and IN\_N) is sampled on the rising edge of the CLK signal and the resulting data appears at the digital outputs 6.5 clock cycles later. Figure 4 provides a detailed, two-conversion timing diagram of the relationship between the inputs and the outputs.

#### Clock Output (CLKOUTP, CLKOUTN)

The MAX1437B provides a differential clock output that consists of CLKOUTP and CLKOUTN. As shown in Figure 4, the serial output data is clocked out of the MAX1437B on both edges of the clock output. The frequency of the output clock is six times the frequency of CLK.

#### Frame-Alignment Output (FRAMEP, FRAMEN)

The MAX1437B provides a differential frame-alignment signal that consists of FRAMEP and FRAMEN. As shown in Figure 4, the rising edge of the frame-alignment signal corresponds to the first bit (D0) of the 12bit serial data stream. The frequency of the framealignment signal is identical to the frequency of the input clock.

#### Serial Output Data (OUT\_P, OUT\_N)

The MAX1437B provides its conversion results through individual differential outputs consisting of OUT\_P and OUT\_N. The results are valid 6.5 input clock cycles after the sample is taken. As shown in Figure 3, the output data is clocked out on both edges of the output clock, LSB (D0) first. Figure 5 provides the detailed serial-output timing diagram.






Figure 3. Global Timing Diagram




Figure 4. Detailed Two-Conversion Timing Diagram




Figure 5. Serialized-Output Detailed Timing Diagram

**MAX1437B** 

#### Table 2. Output Code Table (VREFIO = 1.24V) TWO'S-COMPLEMENT DIGITAL OUTPUT CODE VIN\_P - VIN\_N (mV) BINARY HEXADECIMAL EQUIVALENT DECIMAL EQUIVALENT $(V_{REFIO} = 1.24V)$ OF D11 $\rightarrow$ D0 OF D11 $\rightarrow$ D0 $D11 \rightarrow D0$ 0111 1111 1111 0x7FF +2047 +699.66 0x7FE +2046 +699.32 0111 1111 1110 0000 0000 0001 0x001 +1 +0.340000 0000 0000 0x000 0 0 0xFFF -0.34 1111 1111 1111 -1 1000 0000 0001 0x801 -2047 -699.66 1000 0000 0000 0x800 -2048 -700.00




Figure 6. Two's-Complement Transfer Function

#### **Output Data Transfer Function**

The MAX1437B output data format is two's complement. The following equation, Table 2, and Figure 6 define the relationship between the digital output and the analog input:

$$V_{IN_P} - V_{IN_N} = FSR \times 2 \times \frac{CODE_{10}}{4096}$$

where CODE<sub>10</sub> is the decimal equivalent of the digital output code as shown in Table 2.

Keep the capacitive load on the MAX1437B digital outputs as low as possible.

**LVDS and SLVS Selection (SLVS/LVDS)** Drive SLVS/LVDS low for LVDS or drive SLVS/LVDS high for SLVS levels at the MAX1437B outputs (OUT\_P, OUT\_N, CLKOUTP, CLKOUTN, FRAMEP, and FRAMEN). For SLVS levels, enable double-termination by driving DT high. See the *Electrical Characteristics* table for LVDS and SLVS output voltage levels.



MAX1437B

#### LVDS Test Pattern (LVDSTEST)

Drive LVDSTEST high to enable the output test pattern on all LVDS or SLVS output channels. The output test pattern is 0000 1011 1101. Drive LVDSTEST low for normal operation (test pattern disabled).

#### **Common-Mode Output (CMOUT)**

CMOUT provides a common-mode reference for DCcoupled analog inputs. If the input is DC-coupled, match the output common-mode voltage of the circuit driving the MAX1437B to the output voltage at VCMOUT to within  $\pm 50$ mV. It is recommended that the output common-mode voltage of the driving circuit be derived from CMOUT.

#### **Double Termination (DT)**

The MAX1437B offers an optional, internal 100 $\Omega$  termination between the differential output pairs (OUT\_P and OUT\_N, CLKOUTP and CLKOUTN, FRAMEP and FRAMEN). In addition to the termination at the end of the line, a second termination directly at the outputs helps eliminate unwanted reflections down the line. This feature is useful in applications where trace lengths are long (> 5in) or with mismatched impedance. Drive DT high to select double-termination, or drive DT low to disconnect the internal termination resistor (single-termination). Selecting double-termination increases the OVDD supply current (see Figure 7).

#### **Standby Mode**

The MAX1437B offers a standby mode to efficiently use power by transitioning to a low-power state when conversions are not required. STBY controls the standby mode of all channels and the internal reference circuitry. The reference does not power down in standby mode. Drive STBY high to enable standby. In standby mode, the output impedance of all of the LVDS/SLVS outputs is approximately 342 $\Omega$ , if DT is low. The output impedance of the differential LVDS/SLVS outputs is 100 $\Omega$  when DT is high. See the *Electrical Characteristics* table for typical supply currents during standby. The following list shows the state of the analog inputs and digital outputs in standby mode:

- IN\_P, IN\_N analog inputs are disconnected from the internal input amplifier
- Reference circuit remains active
- OUT\_P, OUT\_N, CLKOUTP, CLKOUTN, FRAMEP, and FRAMEN have approximately 342Ω between the output pairs when DT is low. When DT is high, the differential output pairs have 100Ω between each pair.

When operating in internal reference mode, the MAX1437B requires 200µs to power up and settle when




Figure 7. Double Termination

the converter exits standby mode. To exit standby mode, STBY, the applied control signal must transition from high to low. When using an external reference, the wake-up time is dependent on the external reference drivers.

### **Applications Information**

#### Full-Scale Range Adjustments Using the Internal Reference

The MAX1437B supports a full-scale adjustment range of 10% (±5%). To decrease the full-scale range, add a 25k $\Omega$  to 250k $\Omega$  external resistor or potentiometer (R<sub>ADJ</sub>) between REFADJ and GND. To increase the full-scale range, add a 25k $\Omega$  to 250k $\Omega$  resistor between REFADJ and REFIO. Figure 8 shows the two possible configurations.

The following equations provide the relationship between  $R_{ADJ}$  and the change in the analog full-scale range:

$$FSR = 0.7V \left( 1 + \frac{1.25k\Omega}{R_{ADJ}} \right)$$

for RADJ connected between REFADJ and REFIO, and:

$$FSR = 0.7V \left( 1 - \frac{1.25k\Omega}{R_{ADJ}} \right)$$

for RADJ connected between REFADJ and GND.

**MAX1437B** 

# **Octal, 12-Bit, 50Msps, 1.8V ADC** with Serial LVDS Outputs




Figure 8. Circuit Suggestions to Adjust the ADC's Full-Scale Range

#### **Using Transformer Coupling**

An RF transformer (Figure 9) provides an excellent solution to convert a single-ended input source signal to a fully differential signal. The MAX1437B input common-mode voltage is internally biased to 0.76V (typ) with  $f_{CLK} = 50$ MHz. Although a 1:1 transformer is shown, a step-up transformer can be selected to reduce the drive requirements. A reduced signal swing from the input driver, such as an op amp, can also improve the overall distortion.

**Grounding, Bypassing, and Board Layout** The MAX1437B requires high-speed board layout design techniques. Refer to the MAX1437B EV kit data sheet for a board layout reference. Locate all bypass capacitors as close as possible to the device, preferably on the same side as the ADC, using surface-mount devices for minimum inductance. Bypass AVDD to GND with a 0.1µF ceramic capacitor in parallel with a 0.1µF ceramic capacitor. Bypass OVDD to GND with a 0.1µF ceramic capacitor in parallel with a  $\geq$ 2.2µF ceramic capacitor. Bypass CVDD to GND with a 0.1µF ceramic capacitor in parallel with a  $\geq$ 2.2µF ceramic capacitor in parallel with a  $\geq$ 2.2µF ceramic

Multilayer boards with ample ground and power planes produce the highest level of signal integrity. Connect




Figure 9. Transformer-Coupled Input Drive

the MAX1437B ground pins and the exposed backside pad to the same ground plane. The MAX1437B relies on the exposed-backside-pad connection for a lowinductance ground connection. Isolate the ground plane from any noisy digital system ground planes.

Route high-speed digital signal traces away from the sensitive analog traces. Keep all signal lines short and free of  $90^{\circ}$  turns.

Ensure that the differential analog input network layout is symmetric and that all parasitics are balanced equally. Refer to the MAX1437B EV kit data sheet for an example of symmetric input layout.

### **Parameter Definitions**

### Integral Nonlinearity (INL)

INL is the deviation of the values on an actual transfer function from a straight line. For the MAX1437B, this straight line is between the end points of the transfer function, once offset and gain errors have been nullified. INL deviations are measured at every step and the worst-case deviation is reported in the *Electrical Characteristics* table.

#### **Differential Nonlinearity (DNL)**

DNL is the difference between an actual step width and the ideal value of 1 LSB. A DNL error specification of less than 1 LSB guarantees no missing codes and a monotonic transfer function. For the MAX1437B, DNL deviations are measured at every step and the worstcase deviation is reported in the *Electrical Characteristics* table.

#### **Offset Error**

Offset error is a figure of merit that indicates how well the actual transfer function matches the ideal transfer function at a single point. For the MAX1437B, the ideal midscale digital output transition occurs when there is -1/2 LSBs across the analog inputs (Figure 6). Bipolar offset error is the amount of deviation between the measured midscale transition point and the ideal midscale transition point.

#### **Gain Error**

Gain error is a figure of merit that indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. For the MAX1437B, the gain error is the difference of the measured full-scale and zero-scale transition points minus the difference of the ideal full-scale and zero-scale transition points.

For the bipolar device (MAX1437B), the full-scale transition point is from 0x7FE to 0x7FF and the zero-scale transition point is from 0x800 to 0x801.

#### Crosstalk

Crosstalk indicates how well each analog input is isolated from the others. For the MAX1437B, a 5.3MHz, -0.5dBFS analog signal is applied to 1 channel while a 24.1MHz, -0.5dBFS analog signal is applied to another channel. An FFT is taken on the channel with the 5.3MHz analog signal. From this FFT, the crosstalk is measured as the difference in the 5.3MHz and 24.1MHz amplitudes.

#### **Aperture Delay**

Aperture delay  $(t_{AD})$  is the time defined between the rising edge of the sampling clock and the instant when an actual sample is taken. See Figure 10.

#### **Aperture Jitter**

Aperture jitter  $(t_{AJ})$  is the sample-to-sample variation in the aperture delay. See Figure 10.

#### Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

 $SNR_{dB[max]} = 6.02_{dB} \times N + 1.76_{dB}$ 

In reality, there are other noise sources besides quantization noise: thermal noise, reference noise, clock jitter, etc.

For the MAX1437B, SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise




Figure 10. Aperture Jitter/Delay Specifications

includes all spectral components to the Nyquist frequency excluding the fundamental, the first six harmonics (HD2–HD7), and the DC offset.

#### Signal-to-Noise Plus Distortion (SINAD)

SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus distortion. RMS noise plus distortion includes all spectral components to the Nyquist frequency, excluding the fundamental and the DC offset.

#### **Effective Number of Bits (ENOB)**

ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB for a full-scale sinusoidal input waveform is computed from:

$$\mathsf{ENOB} = \left(\frac{\mathsf{SINAD} - 1.76}{6.02}\right)$$

#### **Total Harmonic Distortion (THD)**

THD is the ratio of the RMS sum of the first six harmonics of the input signal to the fundamental itself. This is expressed as:

THD = 
$$20 \times \log \left( \frac{\sqrt{V_2^2 + V_3^2 + V_4^2 + V_5^2 + V_6^2 + V_7^2}}{V_1} \right)$$

#### Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio expressed in decibels of the RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next-largest spurious component, excluding DC offset. SFDR is specified in decibels relative to the carrier (dBc).

**MAX1437B** 

**MAX1437B** 

# **Octal, 12-Bit, 50Msps, 1.8V ADC** with Serial LVDS Outputs

#### Intermodulation Distortion (IMD)

IMD is the total power of the IM2 to IM5 intermodulation products to the Nyquist frequency relative to the total input power of the two input tones  $f_1$  and  $f_2$ . The individual input tone levels are at -6.5dBFS. The intermodulation products are as follows:

- 2nd-order intermodulation products (IM2):  $f_1 + f_2$ ,  $f_2 f_1$
- 3rd-order intermodulation products (IM3):  $2 \times f_1 f_2$ ,  $2 \times f_2 - f_1$ ,  $2 \times f_1 + f_2$ ,  $2 \times f_2 + f_1$
- 4th-order intermodulation products (IM4): 3 x f<sub>1</sub> f<sub>2</sub>, 3 x f<sub>2</sub> - f<sub>1</sub>, 3 x f<sub>1</sub> + f<sub>2</sub>, 3 x f<sub>2</sub> + f<sub>1</sub>
- 5th-order intermodulation products (IM5): 3 x f1 2 x f2, 3 x f2 2 x f1, 3 x f1 + 2 x f2, 3 x f2 + 2 x f1

#### Third-Order Intermodulation (IM3)

IM3 is the total power of the 3rd-order intermodulation product to the Nyquist frequency relative to the total input power of the two input tones f<sub>1</sub> and f<sub>2</sub>. The individual input tone levels are at -6.5dBFS. The 3rd-order intermodulation products are  $2 \times f_1 - f_2$ ,  $2 \times f_2 - f_1$ ,  $2 \times f_1 + f_2$ ,  $2 \times f_2 + f_1$ .

#### Small-Signal Bandwidth

A small -20.5dBFS analog input signal is applied to an ADC so that the signal's slew rate does not limit the ADC's performance. The input frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB.

#### Full-Power Bandwidth

A large -0.5dBFS analog input signal is applied to an ADC, and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by -3dB. This point is defined as full-power input bandwidth frequency.

#### **Gain Matching**


Gain matching is a figure of merit that indicates how well the gain of all 8 ADC channels is matched to each other. For the MAX1437B, gain matching is measured by applying the same 5.3MHz, -0.5dBFS analog signal to all analog input channels. These analog inputs are sampled at 50Msps and the maximum deviation in amplitude is reported in dB as gain matching in the *Electrical Characteristics* table.

#### **Phase Matching**

Phase matching is a figure of merit that indicates how well the phases of all 8 ADC channels are matched to each other. For the MAX1437B, phase matching is measured by applying the same 5.3MHz, -0.5dBFS analog signal to all analog input channels. These analog inputs are sampled at 50Msps and the maximum deviation in phase is reported in degrees as phase matching in the *Electrical Characteristics* table.



### \_Pin Configuration



### **Package Information**

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.
68 TQFN	T6800-4	<u>21-0142</u>

### **Revision History**

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	7/08	Initial release	—
1	12/08	Corrected errors in the Internal Reference Mode and Gain Error sections.	13, 19

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 2008 Maxim Integrated Products

Maxim is a registered trademark of Maxim Integrated Products, Inc.