

查询"2N7334"供应商




AVALANCHE ENERGY AND dv/dt RATED

HEXFET® TRANSISTORS

4 N-CHANNEL
POWER MOSFETs

14 LEAD DUAL-IN-LINE QUAD
(CERAMIC SIDE BRAZED PACKAGE)



IRFG110
2N7334

JANTX2N7334
JANTXV2N7334

[REF: MIL-S-19500/597]

100 Volt, 0.70 Ohm

The HEXFET® technology is the key to International Rectifier's advanced line of power MOSFET transistors. The efficient geometry and unique processing of this latest "State of the Art" design achieves: very low on-state resistance combined with high transconductance; superior reverse energy and diode recovery dv/dt capability.

The HEXFET transistors also feature all of the well established advantages of MOSFETs such as voltage control, very fast switching, ease of paralleling, and temperature stability of the electrical parameters.

They are well suited for both military and commercial applications such as switching power supplies, motor controls, inverters, choppers, audio amplifiers, and high energy pulse circuits.



Product Summary

Part Number	VDS	RDS(on)	Id
IRFG110	100V	0.70Ω	1.0A

Features:

- Avalanche Energy Rating
- Dynamic dv/dt Rating
- Hermetically Sealed
- For Automatic Insertion
- Lightweight
- Simple Drive Requirements
- Ease of Paralleling
- 4 N-Channel Co-Packaged HEXFETs

CASE STYLE AND DIMENSIONS




Conforms to JEDEC MO-036AB
Dimensions in Millimeters and (Inches)

Absolute Maximum Ratings For Each Chip

查询"2N7334"供应商

Parameter		Units
$I_D @ V_{GS} = 10V, T_C = 25^\circ C$	Continuous Drain Current	1.0
$I_D @ V_{GS} = 10V, T_C = 100^\circ C$	Continuous Drain Current	0.8
I_{DM}	Pulsed Drain Current ①	4.0
$P_D @ T_C = 25^\circ C$	Max. Power Dissipation	1.4
	Linear Derating Factor	0.011
V_{GS}	Gate-to-Source Voltage	± 20
E_{AS}	Single Pulse Avalanche Energy ②	75 (See Fig. 12)
dv/dt	Peak Diode Recovery ③	5.5 (See Fig. 13)
T_J T_{STG}	Operating Junction Storage Temperature Range	-55 to 150
	Lead Temperature	300 (0.063 in. (1.6mm) from case for 10s)
Weight		1.3 (typical)
		g

Electrical Characteristics For Each Chip @ $T_J = 25^\circ C$ (Unless Otherwise Specified)

Parameter	Min.	Typ.	Max.	Units	Test Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	100	—	—	V $V_{GS} = 0V, I_D = 1.0\text{ mA}$
$\Delta BV_{DSS}/\Delta T_J$	Temperature Coefficient of Breakdown Voltage	—	0.13	—	V/ $^\circ C$ Reference to $25^\circ C, I_D = 1.0\text{ mA}$
$R_{DS(on)}$	Static Drain-to-Source On-State Resistance	—	—	Ω	$V_{GS} = 10V, I_D = 0.8A$
		—	—		$V_{GS} = 10V, I_D = 1.0A$ ④
$V_{GS(th)}$	Gate Threshold Voltage	2.0	—	4.0	V $V_{DS} = V_{GS}, I_D = 250\text{ }\mu A$
g_{fs}	Forward Transconductance	0.86	—	—	S (Ω) $V_{DS} \geq 15V, I_{DS} = 0.8A$ ④
I_{DSS}	Zero Gate Voltage Drain Current	—	—	μA	$V_{DS} = 0.8 \times \text{Max. Rating}, V_{GS} = 0V$
		—	—		$V_{DS} = 0.8 \times \text{Max. Rating}$ $V_{GS} = 0V, T_J = 125^\circ C$
I_{GSS}	Gate-to-Source Leakage Forward	—	—	100	nA $V_{GS} = 20V$
I_{GSS}	Gate-to-Source Leakage Reverse	—	—	-100	nA $V_{GS} = -20V$
Q_g	Total Gate Charge	—	—	15	nC $V_{GS} = 10V, I_D = 1.0A$
Q_{gs}	Gate-to-Source Charge	—	—	7.5	nC $V_{DS} = 0.5 \times \text{Max. Rating}$
Q_{gd}	Gate-to-Drain ("Miller") Charge	—	—	7.5	nC See Fig. 6 and 14
$t_{d(on)}$	Turn-On Delay Time	—	—	20	ns $V_{DD} = 50V, I_D = 1.0A, R_G = 24\Omega$
t_r	Rise Time	—	—	25	ns See Fig. 11
$t_{d(off)}$	Turn-Off Delay Time	—	—	40	
t_f	Fall Time	—	—	40	
L_D	Internal Drain Inductance	—	4.0	—	nH Measured from the drain lead, 6mm (0.25 in.) from package to center of die. Modified MOSFET symbol showing the internal inductances. 
L_S	Internal Source Inductance	—	6.0	—	nH Measured from the source lead, 6mm (0.25 in.) from package to source bonding pad. 
C_{iss}	Input Capacitance	—	180	—	pF $V_{GS} = 0V, V_{DS} = 25V$
C_{oss}	Output Capacitance	—	82	—	pF $f = 1.0\text{ MHz}$
C_{rss}	Reverse Transfer Capacitance	—	15	—	pF See Fig. 5

Source-Drain Diode Ratings and Characteristics for Each Chip

Parameter	Min.	Typ.	Max.	Units	Test Conditions
I _S Continuous Source Current (Body Diode) @ T _C = 25°C	—	—	1.0	A	Modified MOSFET symbol showing the integral Reverse p-n junction rectifier.
I _{SM} Pulsed Source Current (Body Diode) ①	—	—	4.0		
V _{SD} Diode Forward Voltage	—	—	1.5	V	T _J = 25°C, I _S = 1.0A, V _{GS} = 0V ④
t _{rr} Reverse Recovery Time	—	—	200	ns	T _J = 25°C, I _F = 1.0A, dI/dt ≤ 100 A/μs
Q _{RR} Reverse Recovery Charge	—	—	0.83	μC	V _{DD} ≤ 50V
t _{on} Forward Turn-On Time	Intrinsic turn-on time is negligible. Turn-on speed is substantially controlled by L _S + L _D .				

① Repetitive Rating; Pulse width limited by maximum junction temperature (see figure 9)
Refer to current HEXFET reliability report

② @ V_{DD} = 25V. Starting T_J = 25°C
L ≥ 112 mH, R_G = 25Ω,
Peak I_L = 1.0A

③ I_{SD} ≤ 1.0A, dI/dt ≤ 75 A/μs
V_{DD} ≤ BV_{DSS}, T_J ≤ 150°C
Suggested R_G = 24Ω

④ Pulse width ≤ 300 μs; Duty Cycle ≤ 2%

⑤ K/W = °C/W
W/K = W/°C

Power Ratings

Test	Single FET	All Four FETs With Equal Power	Units
P _D @ T _A = 25°C Maximum Power Dissipation	1.4	2.5	W
L _{DF} Linear Derating Factor	0.011	0.020	W/K
R _{thJC} Thermal Resistance Junction-to-Case	17	—	K/W
R _{thJA} Thermal Resistance Junction-to-Ambient	90	50	K/W
K ₁₄ , K ₁₃ Thermal Coupling Factors	45	40	%

To a first order approximation the temperature rise of each device within the package is the result of the power dissipated by the device itself and the power dissipated by the other adjacent devices. The power dissipated by the adjacent devices does not have the same effect as the power dissipated within the junction itself. The temperature rise for any particular unit (e.g. (1)) within the package can be calculated with the following expression:

$$(1) \Delta T_1 = 90 (P_1 + K_{14} P_4 + K_{13} P_3)$$

where the K_j are the thermal coupling coefficients shown in the Power Ratings Table.





Fig. 1—Typical Output Characteristics,
T_C = 25°C








Fig. 2—Typical Output Characteristics,
T_C = 150°C

[查询"2N7334"供应商](#)



[查询"2N7334"供应商](#)




Fig. 7—Typical Source-Drain Diode Forward Voltage




Fig. 8—Maximum Safe Operating Area




Fig. 9 — Maximum Effective Transient Thermal Impedance, Junction-to-Ambient Vs. Pulse Duration

[查询"2N7334"供应商](#)




Fig. 10—Maximum Drain Current Vs. Case Temperature




Fig. 11a — Switching Time Test Circuit




Fig. 11b — Switching Time Waveforms




Fig. 12a—Unclamped Inductive Test Circuit




Fig. 12b—Unclamped Inductive Waveforms




Fig. 12c—Maximum Avalanche Energy Vs. Starting Junction Temperature

[查询"2N7334"供应商](#)





Fig. 13—Peak Diode Recovery dv/dt Test Circuit




Fig. 14a—Basic Gate Charge Waveform




Fig. 14b—Gate Charge Test Circuit