LTR								F	REVISIO	SNG										
■ 木冶ッ	1062	06700	0010		१ क्रंट सं	DES	CRIPTI	ON						DATE	E (YR-MC	D-DA)		APPR	OVED	
LTB 查询"( A	Make	the ch	anges	to case	outline	J ⊢X in fiç	gure 1.	Editori	al chan	ges thr	oughoi	ut tvi	n	99	9-04-15	5	M	onica L	. Poelki	ng
REV																				
REV	A	А	А	A	А	А														
SHEET	15	16	17																	
				18	19	20														
REV STATUS				18 REV			A	A	A	A	A	A	A	A	A	A	A	A	A	A
REV STATUS OF SHEETS							A 1	A 2	A 3	A 4	A 5	A 6	A 7	A 8	A 9	A 10	A 11	A 12	A 13	A 14
				REV SHE PREF		20 BY	1				5	6 EFEN	7 SE SI	8 JPPL	9 Y CE	10 NTEF		12 .UMB	13	
OF SHEETS PMIC N/A				REV SHE PREF Tho	ET PARED	20 BY Hess 3Y	1				5	6 EFEN	7 SE SI	8 JPPL	9 Y CE	10 NTEF	11	12 .UMB	13	
OF SHEETS PMIC N/A STAN MICRO		CUIT		REV SHE PREF Tha CHEO Tha	ET PARED omas M CKED F	20 BY . Hess 3Y . Hess BY	1			4 MIC	5 DI	6 EFEN	7 SE SI COLI	8 JPPL JMBL	9 Y CE JS, O		11 <b>COL</b> <b>43216</b> HIP M			14
OF SHEETS PMIC N/A STAN MICRO DRA THIS DRAWIN FOR US		CUIT G VAILAE		REV SHE PREF The CHE The APPF Mo	ET PARED omas M CKED E omas M ROVED nica L.	20 BY Hess BY Poelkin	1	2		4 MIC DUA	5 DI	6 EFEN	7 SE SI COLI	8 JPPL JMBL	9 Y CE JS, O		11 R COL 43216			14
OF SHEETS PMIC N/A STAN MICRO DRA THIS DRAWIN FOR US	NG IS A SE BY A RTMEN	CUIT G VAILAE ALL TS DF THE	BLE	REV SHE PREF The CHEC The APPF Mon	ET PARED omas M CKED E omas M ROVED nica L.	20 BY Hess BY Poelkir APPRO 97-0 EVEL	ng VAL D/	2		4 MIC DUA	5 ROC AL MI CON	6 EFEN IRCUI CROF	7 SE SI COLI	BITAI ESSC	9 Y CE JS, O	10 NTEF HIO	11 <b>COL</b> <b>43216</b> HIP M		US CIRC M,	14


DSCC FORM 2233 APR 97 <u>DISTRIBUTION STATEMENT A</u>. Approved for public release; distribution is unlimited.

5962-E210-99

#### 1. SCOPE

Scope This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device classes Q). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



1.2.1 <u>RHA designator</u>. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 <u>Device type(s)</u>. The device type(s) identify the circuit function as follows:

Device type	<u>Generic number</u>	<u>Memory</u>	Operating frequency	Circuit function
01	320MCM42A	128K	40 MHz	Dual Digital Signal Processor Multichip Module
02	320MCM42A	256K	40 MHz	Dual Digital Signal Processor Multichip Module
03	320MCM42A	128K	50 MHz	Dual Digital Signal Processor Multichip Module
04	320MCM42A	256K	50 MHz	Dual Digital Signal Processor Multichip Module

1.2.3 <u>Device class designator</u>. The device class designator is a single letter identifying the product assurance level as follows:

Device class	1	Device requireme	nts documentation	
non			quirements for MIL-STD-88 its in accordance with MIL-	
Q or V Cert	tification and	d qualification to N	MIL-PRF-38535	
1.2.4 <u>Case outline(s)</u> . The case outline(s) are as	s designated	d in MIL-STD-183	5 and as follows:	
Outline letter Descriptive designator	Term	<u>inals</u>	Package style	
X See figure 1	408	8	Ceramic quad flat pack	
STANDARD MICROCIRCUIT DRAWING		SIZE <b>A</b>		5962-96789
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	5		REVISION LEVEL	SHEET 2
C FORM 2234				

1.2.5 <u>Lead finish</u>. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

<u> 查询"5962-9678901QXC"供应商</u>

Supply voltage range (V <sub>CC</sub> )	$-0.3$ V dc to $\pm 7.0$ V dc 2/
Voltage range on any pin $(V_{IN})$	$-0.3 \text{ V} \text{ de to } +7.0 \text{ V} \text{ de } \underline{\underline{z}}$
Output voltage range (V <sub>OUT</sub> )	-0.3  V dc to $+7.0  V$ dc
Storage temperature range (T <sub>STG</sub> )	
Maximum allowed junction temperature (T <sub>J</sub> )	
Maximum solder temperature (10s duration)	
	200 0
1.4 <u>Recommended operating conditions</u> .	
Supply voltage range (V <sub>CC</sub> )	+4.75 V V <sub>CC</sub> +5.25 V
High level input voltage range (V <sub>IH</sub> ): <u>3</u> /	
CLKIN, COMM	+2.6 V V <sub>IH</sub> V <sub>CC</sub> + 0.3 V
CSTRBX, CRDYX, CREQX, CACKX	+2.2 V V <sub>IH</sub> V <sub>CC</sub> + 0.3 V
All other pins	
Low level input voltage range ( $V_{L}$ )	
High level output current (I <sub>OH</sub> )	
Low level output current (I <sub>OL</sub> )	
Case operating temperature range (T <sub>c</sub> )	
Maximum operating free-air temperature (TJ)	
1.5 Digital logic testing for device classes Q and V.	
Fault coverage measurement of manufacturing logic tests (MIL-STD-883, test method 5012)	XX percent <u>4</u> /
2. APPLICABLE DOCUMENTS	
2.1 <u>Government specification, standards, and handbooks</u> . The following spe part of this drawing to the extent specified herein. Unless otherwise specified, the issue of the Department of Defense Index of Specifications and Standards (I solicitation.	he issues of these documents are those listed in
SPECIFICATION	
DEPARTMENT OF DEFENSE	
MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification	tion for.
<u>1</u> / Stresses above the absolute maximum rating may cause permanent damage maximum levels may degrade performance and affect reliability.	ge to the device. Extended operation at the
$\underline{2}$ / All voltage values are with respect to V <sub>SS</sub> .	

 $\underline{3}/$  Maximum  $V_{I\!H}$  levels and minimum  $V_{I\!L}$  levels are characterized but not tested.

 $\underline{4}$  Values will be added when they become available.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96789
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	3

#### STANDARDS

### 查留F\$982498789696568940应商

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-973	-	Configuration Management.
MIL-STD-1835	-	Interface Standard For Microcircuit Case Outlines.

#### HANDBOOKS

#### DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's). MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

#### 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outline</u>. The case outline shall be in accordance with 1.2.4 and figure 1 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

3.2.3 Block diagram. The block diagram shall be as specified on figure 3.

3.2.4 Boundary scan codes. The boundary scan codes shall be as specified on figure 4.

3.2.5 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be as specified when available.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96789
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	4

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

包"5962-9678901QXC"供应商 Certificate of compliance the required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number H (see MIL-PRF-38535, appendix A).

#### 4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

#### 4.2 Element evaluation.

4.2.1 Microcircuit dice. Microcircuit dice shall be produced on a QML certified line and probed at wafer level according to the manufacturers QM plan.

4.2.2 Capacitors. Capacitor element evaluation shall be performed according to the manufacturer's QM plan.

4.2.3 Package evaluation. Packages shall be electrically tested by the package manufacturer. Element evaluation shall be performed according to the manufacturer's QM plan.

4.3 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. Constant acceleration shall be in accordance with MIL-PRF-38535 except the peak level shall be at test condition A (5000 g's). External ambient pressure shall not exceed 45 psi during screening.

- 4.3.1 Additional criteria for device class M.
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
    - (2)  $T_A = +125 C$ , minimum.
  - Interim and final electrical test parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96789
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	5

		TABLE I. Electrical performance chara	<u>acteristics</u> .				
查询" <b>5962-</b> 967890 <sup>-</sup>	<b>©X600</b> 0(‡		Device	Group A	Lim	nits	Unit
		-55 C T <sub>C</sub> +125 C +4.75 V V <sub>CC</sub> +5.25 V unless otherwise specified	types	subgroups	Min	Max	
DC Electricals							
High-level output voltage <u>1</u> /	V <sub>OH</sub>	$V_{CC} = MIN, I_{OH} = MAX$	All	1, 2, 3	2.4		V
Low-level output voltage <u>1</u> /	V <sub>OL</sub>	$V_{CC} = MIN, I_{OL} = MAX$	All	1, 2, 3		0.6	V
Three-state current <u>1</u> / <u>2</u> /	Iz	$V_{I} = V_{SS}$ to $V_{CC}$	All	1, 2, 3	-20	20	A
Input current <u>1</u> /	I <sub>I</sub>	$V_{i} = V_{SS}$ to $V_{CC}$	All	1, 2, 3	-10	10	A
Input current, COMM signal <u>1</u> / <u>2</u> / <u>3</u> /	I <sub>I2</sub>	$V_{I} = V_{SS}$ to $V_{CC}$	All	1, 2, 3	-20	20	A
Input current, internal pullup <u>1</u> / <u>2</u> / <u>4</u> /	I <sub>IPU</sub>	$V_1 = V_{SS}$ to $V_{CC}$	All	1, 2, 3	-400	30	A
Input current, dual internal pullup <u>1</u> / <u>2</u> / <u>5</u> /	I <sub>IP2</sub>	$V_1 = V_{SS}$ to $V_{CC}$	All	1, 2, 3	-800	60	A
Input current, dual internal pulldown <u>1/_2/_6</u> /	I <sub>IP3</sub>	$V_{I} = V_{SS}$ to $V_{CC}$	All	1, 2, 3	-40	800	A
Input current, CLKIN_COMM <u>1</u> / <u>2</u> /	lic	$V_{I} = V_{SS}$ to $V_{CC}$	All	1, 2, 3	-60	60	A
Supply current <u>1</u> /	lcc	V <sub>CC</sub> = MAX	01, 03	4		1.1	A
			02, 04	l		1.5	
Input capacitance	<b>C</b> 1	See 4.5.1c	All	4		<u>7</u> /	pF
Output capacitance	Co	See 4.5.1c	All	4		<u>Z</u> /	pF
Functional testing		See 4.5.1b	All	7, 8			
AC testing		<u>8</u> /	All	9, 10, 11			

These parameters are guaranteed but not tested.

<u>1</u>/ <u>2</u>/ Electrical characteristics are calculated algebraically from SMD 5962-94669 limits.

<u>3</u>/ Includes signals EMU0\_COMM, EMU1\_COMM, and RESET\_COMM .

<u>4</u>/ <u>5</u>/ Applies to TDI C40 #1.


Includes signals TCK\_COMM, TMS\_COMM.

6/ Applies to signal TRST\_COMM .

An additional 45 pF shall be added to the limits specified in smd 5962-94669 for this parameter limit. <u>7</u>/

<u>8</u>/ Electrical parameters for the microprocessor die shall be per SMD 5962-94669. Electrical parameters for the SRAM die shall be per 5962-89598 with the following exceptions: I<sub>CC2</sub> max = 40 mA. Data retention test is not performed on the modules SRAM's. The placement of die into the module will not add more than 1 ns to the propagations delay limits. This limit will be guaranteed, but not tested.


STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96789
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	6



DSCC FORM 2234 APR 97

## 查询"5962-9678901QXC"供应商

Case outline X - Continued





BO1QXC"供应商 Terminal symbol ROMEN C40_#1 IIOF0_C40_#1 IIOF1_C40_#1 IIOF2_C40_#1 IIOF3_C40_#1 NMI_C40_#1	Terminal number 36 37 38 39 40	Terminal symbol A23_C40_#1 A22_C40_#1 A21_C40_#1 A20_C40_#1	Terminal number 71 72 73	Terminal symbol D25_C40_#2 D24_C40_#2
IIOF0_C40_#1 IIOF1_C40_#1 IIOF2_C40_#1 IIOF3_C40_#1 NMI_C40_#1	37 38 39 40	A22_C40_#1 A21_C40_#1	72	
IIOF1_C40_#1 IIOF2_C40_#1 IIOF3_C40_#1 NMI_C40_#1	38 39 40	A21_C40_#1		D24 C40 #2
IIOF2_C40_#1 IIOF3_C40_#1 NMI_C40_#1	39 40		73	DZ+_0+0_#Z
IIOF3_C40_#1 NMI_C40_#1	40	A20_C40_#1		D23_C40_#2
NMI_C40_#1			74	D22_C40_#2
		A19_C40_#1	75	D21_C40_#2
	41	A18_C40_#1	76	D20_C40_#2
V <sub>CC</sub> _DR	42	A17_C40_#1	77	D19_C40_#2
V <sub>SS</sub> _CL	43	V <sub>cc</sub> _DR	78	D18_C40_#2
TCLK0_C40_#1	44	V <sub>SS</sub> _CL	79	D17_C40_#2
TCLK1_C40_#1	45	Vss_DR	80	D16_C40_#2
H3_C40_#1	46	A16_C40_#1	81	V <sub>SS</sub> _CL
H1_C40_#1	47	A15_C40_#1	82	V <sub>ss</sub> _CL
V <sub>SS</sub> _CL	48	A14_C40_#1	83	V <sub>cc</sub> _DR
IACK_C40_#1	49	A13_C40_#1	84	V <sub>ss</sub> _DR
CLKIN_COMM	50	A12_C40_#1	85	D15_C40_#2
V <sub>cc</sub> _DR	51	A11_C40_#1	86	D14_C40_#2
V <sub>CC</sub> _CL	52	A10_C40_#1	87	D13_C40_#2
V <sub>cc</sub> _DR	53	A9_C40_#1	88	D12_C40_#2
Vss_CL	54	A8_C40_#1	89	D11_C40_#2
V <sub>SS</sub> _DR	55	A7_C40_#1	90	D10_C40_#2
V <sub>cc</sub> _DR	56	A6_C40_#1	91	D9_C40_#2
V <sub>cc</sub> _DR	57	A5_C40_#1	92	D8_C40_#2
V <sub>CC</sub> _CL	58	A4_C40_#1	93	D7_C40_#2
V <sub>SS</sub> _CL	59	V <sub>CC</sub> _DR	94	D6_C40_#2
V <sub>ss</sub> _DR	60	A3_C40_#1	95	D5_C40_#2
V <sub>SS</sub> _CL	61	A2_C40_#1	96	V <sub>CC</sub> _DR
V <sub>CC</sub> _DR	62	A1_C40_#1	97	D4_C40_#2
A30_C40_#1	63	A0_C40_#1	98	D3_C40_#2
A29_C40_#1	64	D31_C40_#2	99	D2_C40_#2
A28_C40_#1	65	D30_C40_#2	100	D1_C40_#2
V <sub>cc</sub> _DR	66	D29_C40_#2	101	D0_C40_#2
A27_C40_#1	67	D28_C40_#2	102	CE1_C40_#2
A26 C40 #1	68	D27_C40_#2	103	
A26_C40_#1	II I		11	V <sub>ss</sub> DR
A26_C40_#1 A25_C40_#1	69	D26_C40_#2	104	
-	TCLK1_C40_#1         H3_C40_#1         H1_C40_#1         Vss_CL         IACK_C40_#1         CLKIN_COMM         Vcc_DR         Vcc_DR         Vss_CL         Vcc_DR         Vcc_DR         Vss_CL         Vss_CL         Vss_CL         Vss_CL         Vss_DR         Vcc_DR         Vss_CL         Vss_C_DR         A30_C40_#1         A28_C40_#1         Vcc_DR	TCLK1_C40_#1         45           H3_C40_#1         46           H1_C40_#1         47           Vss_CL         48           IACK_C40_#1         49           CLKIN_COMM         50           Vcc_DR         51           Vcc_CDR         53           Vcc_DR         54           Vss_CL         54           Vss_DR         55           Vcc_DR         57           Vcc_CL         58           Vss_DR         59           Vss_CL         58           Vss_CL         59           Vcc_DR         61           Vcc_DR         61           Vcc_DR         62           A30_C40_#1         63           A29_C40_#1         64           A28_C40_#1         65	TCLK1_C40_#145 $V_{SS}_DR$ H3_C40_#146A16_C40_#1H1_C40_#147A15_C40_#1 $V_{SS}_CL$ 48A14_C40_#1IACK_C40_#149A13_C40_#1CLKIN_COMM50A12_C40_#1 $V_{CC}_DR$ 51A11_C40_#1 $V_{CC}_CL$ 52A10_C40_#1 $V_{CC}_DR$ 53A9_C40_#1 $V_{SS}_CL$ 54A8_C40_#1 $V_{SS}_CL$ 55A7_C40_#1 $V_{SS}_CL$ 56A6_C40_#1 $V_{CC}_DR$ 57A5_C40_#1 $V_{CC}_DR$ 58A4_C40_#1 $V_{SS}_CL$ 59 $V_{CC}_DR$ $V_{SS}_CL$ 61A2_C40_#1 $V_{SS}_CL$ 61A2_C40_#1 $V_{SS}_CL$ 61A2_C40_#1 $A30_C40_#1$ 63A0_C40_#1 $A29_C40_#1$ 64D31_C40_#2 $A28_C40_#1$ 65D30_C40_#2 $V_{CC}_DR$ 66D29_C40_#2	TCLK1_C40_#145 $V_{SS}_DR$ 80H3_C40_#146A16_C40_#181H1_C40_#147A15_C40_#182 $V_{SS}_CL$ 48A14_C40_#183IACK_C40_#149A13_C40_#184CLKIN_COMM50A12_C40_#185 $V_{CC}_DR$ 51A11_C40_#186 $V_{CC}_CL$ 52A10_C40_#187 $V_{CC}_DR$ 53A9_C40_#189 $V_{SS}_SDR$ 55A7_C40_#190 $V_{CC}_DR$ 56A6_C40_#191 $V_{CC}_DR$ 57A5_C40_#192 $V_{CC}_DR$ 58A4_C40_#193 $V_{SS}_CL$ 59 $V_{CC}_DR$ 94 $V_{SS}_DR$ 60A3_C40_#195 $V_{SS}_CL$ 61A2_C40_#196 $V_{SS}_CR$ 62A1_C40_#197A30_C40_#163A0_C40_#198A29_C40_#164D31_C40_#299A28_C40_#165D30_C40_#2100

<u>/=</u>	<del>678901QXC"供应商,</del>	(	Case outline X			
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Termi	nal symbol
106	LOCK_C40_#2	141	CREQ4_C40_#2	176	CRDY	′1_C40_#2
107	V <sub>CC</sub> _CL	142	$V_{CC}$ DR	177	CSTR	31_C40_#2
108	V <sub>SS</sub> _CL	143	C5D7_C40_#2	178	CACk	(1_C40_#2
109	CE0_C40_#2	144	C5D6_C40_#2	179		Q1_C40_#2
110	RDY0_C40_#2	145	C5D5_C40_#2	180	CRDY	′0_C40_#2
111	DE_C40_#2	146	C5D4_C40_#2	181		30_C40_#2
112	TCK_COMM	147	C5D3_C40_#2	182		(0_C40_#2
113	TDO_C40_#2	148	C5D2_C40_#2	183		0_C40_#2
114	TMS_COMM	149	C5D1_C40_#2	184		ss_DR
115	TRST_COMM	150	C5D0_C40_#2	185	V	ss_CL
116	EMU0_COMM	151	V <sub>CC</sub> _DR	186		ss_DR
117	EMU1_COMM	152	C4D7_C40_#2	187		cc_DR
118	PAGE1_C40_#2	153	C4D6_C40_#2	188		7_C40_#2
119	<u>R/W</u> 1_C40_#2	154	C4D5_C40_#2	189		6_C40_#2
120	STRB1_C40_#2	155	C4D4_C40_#2	190		5_C40_#2
121	STAT0_C40_#2	156	C4D3_C40_#2	191		4_C40_#2
122	STAT1_C40_#2	157	C4D2_C40_#2	192		3_C49_#2
123	V <sub>SS</sub> _CL	158	C4D1_C40_#2	193		2_C40_#2
124	STAT2_C40_#2	159	C4D0_C40_#2	194		1_C40_#2
125	STAT3_C40_#2	160	V <sub>cc</sub> _DR	195		0_C40_#2
126	PAGE0_C40_#2	161	V <sub>cc</sub> _DR	196		cc_DR
127	R/W0_C40_#2	162	V <sub>SS</sub> _CL	197		7_C40_#2
128	STRB0_C40_#2	163	C2D7_C40_#2	198		5_C40_#2
129	AE_C40_#2	164 105	C2D6_C40_#2	199		5_C40_#2
130	RESETLOC1_C40_#2	165	C2D5_C40_#2	200		4_C40_#2
131 132	V <sub>CC</sub> _DR	166 167	C2D4_C40_#2	201 202		3_C40_#2
	RESETLOC0_C40_#2		C2D3_C40_#2			2_C40_#2 1 C40 #2
133 134	RESET_COMM CRDY5_C40_#2	168 169	C2D2_C40_#2 C2D1_C40_#2	203 204		C40_#2
134	CSTRB5_C40_#2	170	C2D0_C40_#2	204 205		S_C40_#2 EN_C40_#2
135	CACK5_C40_#2	170	CRDY2_C40_#2	205		)_C40_#2
130	CREQ5_C40_#2	171	CSTRB2_C40_#2	200		1_C40_#2
138	CRDY4 C40 #2	172	CACK2 C40 #2	207		2 C40 #2
139	$\frac{\text{OND14}_{040}_{22}}{\text{CSTRB4} C40 \#2}$	173	CREQ2_C40_#2	209		2_040_#2 3_C40_#2
140	CACK4 C40 #2	175	V <sub>cc</sub> _DR	210		C40 #2
			ninal connections - Con			_0+0_#2
 MI(	STANDARD CROCIRCUIT DRAWIN	IG	SIZE A			5962-96
DEFENS	SE SUPPLY CENTER COLUDLUMBUS, OHIO 43216-500	UMBUS		REVISION LEV	'EL	SHEET 10

<u>街"5062_0</u>	<u>\$789010¥0"(性应善</u>		Case outline X			
Terminal number	Terminal symbol	Terminal number	Terminal symbol	Terminal number	Termi	nal symbol
211	V <sub>cc</sub> _DR	246	V <sub>cc</sub> _DR	281	D18	_C40_#1
212	V <sub>SS</sub> _CL	247	V <sub>SS</sub> _CL	282	D17	_C40_#1
213	TCLK0_C40_#2	248	V <sub>ss</sub> _DR	283	D16	_C40_#1
214	TCLK1_C40_#2	249	A16_C40_#2	284	V	/ <sub>SS</sub> _CL
215	H3_C40_#2	250	A15_C40_#2	285	V	/ <sub>SS</sub> _CL
216	H1_C40_#2	251	A14_C40_#2	286	V	cc_DR
217	V <sub>SS</sub> _CL	252	A13_C40_#2	287	V	′ss_DR
218	IACK_C40_#2	253	A12_C40_#2	288	D15	_C40_#1
219	V <sub>CC</sub> _DR	254	A11_C40_#2	289	D14	_C40_#1
220	V <sub>CC</sub> _DR	255	A10_C40_#2	290	D13	_C40_#1
221	V <sub>CC</sub> _DR	256	A9_C40_#2	291	D12	_C40_#1
222	V <sub>SS</sub> _CL	257	A8_C40_#2	292	D11	_C40_#1
223	V <sub>SS</sub> _DR	258	A7_C40_#2	293	D10	_C40_#1
224	V <sub>CC</sub> _DR	259	A6_C40_#2	294	D9_	_C40_#1
225	V <sub>CC</sub> _DR	260	A5_C40_#2	295	D8_	_C40_#1
226	V <sub>CC</sub> _CL	261	A4_C40_#2	296	D7_	_C40_#1
227	V <sub>SS</sub> _CL	262	V <sub>CC</sub> _DR	297	D6	_C40_#1
228	V <sub>SS</sub> _DR	263	A3_C40_#2	298	D5_	_C40_#1
229	V <sub>SS</sub> _CL	264	A2_C40_#2	299	V	cc_DR
230	V <sub>CC</sub> _DR	265	A1_C40_#2	300	D4_	_C40_#1
231	A30_C40_#2	266	A0_C40_32	301	D3	_C40_#1
232	A29_C40_#2	267	D31_C40_#1	302	D2_	_C40_#1
233	A28_C40_#2	268	D30_C40_#1	303	D1_	_C40_#1
234	V <sub>CC</sub> _DR	269	D29_C40_#1	304	D0_	_C40_#1
235	A27_C40_#2	270	D28_C40_#1	305	CE1	_C40_#1
236	A26_C40_#2	271	D27_C40_#1	306	RDY	1_C40_#1
237	A25_C40_#2	272	D26_C40_#1	307	V	/ss_DR
238	A24_C40_#2	273	V <sub>cc</sub> _DR	308		/ss_CL
239	A23_C40_#2	274	D25_C40_#1	309	LOC	K_C40_#1
240	A22_C40_#2	275	D24_C40_#1	310	V	/cc_CL
241	A21_C40_#2	276	D23_C40_#1	311		/ <sub>SS</sub> _CL
242	A20_C40_#2	277	D22_C40_#1	312		_C40_#1
243	A19_C40_#2	278	D21_C40_#1	313		0_C40_#1
244	A18_C40_#2	279	D20_C40_#1	314		_C40_#1
245	A17_C40_#2	280	D19_C40_#1	315	TDI	_C40_#1
	FIC	GURE 2. <u>Terr</u>	ninal connections - Cor	ntinued.		
міс	STANDARD ROCIRCUIT DRAWI	NG	SIZE A			5962-967
	E SUPPLY CENTER COL LUMBUS, OHIO 43216-50			REVISION LEV	EL	SHEET 11

Terminal number 316 317 318 319 320	Terminal symbol PAGE1_C40_#1 R/ W 1_C40_#1	Terminal number	<b>—</b> • • • ·	II · · · ·	<b>—</b> • • • •
317 318 319 320		number	Terminal symbol	Terminal number	Terminal symbol
318 319 320	R/ W 1_C40_#1	347	C5D1_C40_#1	378	V <sub>SS</sub> _DR
319 320		348	C5D0_C40_#1	379	V <sub>CC</sub> _DR
320	STRB1_C40_#1	349	$V_{CC}DR$	380	CRDY3_C40_#1
	STAT0_C40_#1	350	C4D7_C40_#1	381	CSTRB3_C40_#1
	STAT1_C40_#1	351	C4D6_C40_#1	382	CACK3_C40_#1
321	V <sub>SS</sub> _CL	352	C4D5_C40_#1	383	CREQ3_C40_#1
322	STAT2_C40_#1	353	C4D4_C40_#1	384	V <sub>CC</sub> _CL
323	STAT3_C40_#1	354	C4D3_C40_#1	385	V <sub>SS</sub> _CL
324	PAGE0_C40_#1	355	C4D2_C40_#1	386	CRDY2_C40_#1
325	R/ W 0_C40_#1	356	C4D1_C40_#1	387	CSTRB2_C40_#1
326	STRB0_C40_#1	357	C4D0_ C40_#1	388	CACK2_C40_#1
327	AE_C40_#1	358	V <sub>ss</sub> _DR	389	CREQ2_C40_#1
328	RESETLOC1_C40_#1	359	V <sub>cc</sub> _DR	390	V <sub>cc</sub> _DR
329	V <sub>cc</sub> _DR	360	C3D7_C40_#1	391	CRDY1_C40_#1
330	RESETLOC0_C40_#1	361	C3D6_C40_#1	392	CSTRB1_C40_#1
331	CRDY5_C40_#1	362	C3D5_C40_#1	393	CACK1_C40_#1
332	CSTRB5_C40_#1	363	C3D4_C40_#1	394	CREQ1_C40_#1
333	CACK5_C40_#1	364	C3D3_C40_#1	395	Vss_DR
334	CREQ5_C40_#1	365	C3D2_C40_#1	396	V <sub>SS</sub> _CL
335	CRDY4_C40_#1	366	C3D1_C40_#1	397	V <sub>ss</sub> _DR
336	CSTRB4_C40_#1	367	C3D0_C40_#1	398	V <sub>cc</sub> _DR
337	CACK4_C40_#1	368	V <sub>cc</sub> _DR	399	C1D7_C40_#1
338	CREQ4_C40_#1	369	V <sub>SS</sub> _CL	400	C1D6_C40_#1
339	V <sub>ss</sub> _DR	370	C2D7_C40_#1	401	C1D5_C40_#1
340	V <sub>cc</sub> _DR	371	C2D6_C40_#1	402	C1D4_C40_#1
341	C5D7_C40_#1	372	C2D5_C40_#1	403	C1D3_C40_#1
342	 C5D6_C40_#1	373	C2D4_C40_#1	404	C1D2_C40_#1
343	C5D5_C40_#1	374	C2D3_C40_#1	405	C1D1_C40_#1
344	C5D4_C40_#1	375	C2D2_C40_#1	406	C1D0_C40_#1
	C5D3_C40_#1	376	C2D1_C40_#1	407	V <sub>cc</sub> _DR
345		377	C2D0_C40_#1	408	Vss_DR





APR 97

4.3.2 Additional criteria for device classes Q and V.

查询 "Joe burn in test dwation test condition and test temperature, or approved alternatives shall be as specified in the device manufacturers CM prantin accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.

- b. Interim and final electrical test parameters shall be as specified in table II herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.4 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.5.1 through 4.5.4).

4.5 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.5.1 through 4.5.4).

- 4.5.1 Group A inspection.
  - a. Tests shall be as specified in table II herein.
  - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the functionality of the device. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device; these tests shall have been fault graded in accordance with MIL-STD-883, test method 5012 (see 1.5 herein).
  - c. Subgroup 4 (C<sub>I</sub> and C<sub>O</sub> measurements) shall be measured only for initial test and after process or design changes which may affect input capacitance. A minimum sample size of 5 devices with zero rejects shall be required
- 4.5.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.
- 4.5.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:
  - a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
  - b.  $T_A = +125$  C, minimum.
  - c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.5.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.5.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96789
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	15

TABL	E II. <u>Electrical test require</u>	ements.	
查询"5962-9 <mark>678901@%@齿供应商</mark> ts	78901 <b>记》(论体换应应商</b> ts Subgroups (in accordance with MIL-STD-883, method 5005, table I)		oups ance with 535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.3)			1
Final electrical parameters (see 4.3)	1, 2, 3, 4, 7, 8 <u>1</u> /	1, 2, 3, 7, 8 <u>1</u> /	1, 2, 3, 7, 8 <u>2</u> /
Group A test requirements (see 4.5)	1, 2, 3, 4, 7, 8	1, 2, 3, 4, 7, 8	1, 2, 3, 4, 7, 8
Group C end-point electrical parameters (see 4.5)	2, 8A	2, 8A	2, 7, 8
Group D end-point electrical parameters (see 4.5)	2, 8A	2, 8A	2, 7, 8
Group E end-point electrical parameters (see 4.5)	2, 8	2, 8	2, 7, 8

<u>1</u>/ PDA applies to subgroup 1.

 $\underline{2}$ / PDA applies to subgroups 1 and 7.

4.5.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at  $T_A = +25 \text{ C}$  5 C, after exposure, to the subgroups specified in table II herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96789
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	16

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engine rigg 2998 500 CT 供应商

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA , Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535, MIL-HDBK-1331, and table III herein.

#### 6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

Signal	Pins	Type <u>1</u> /	Description
		Global	bus external interface (80 pins)
D31-D0	32	I/O/Z	32-bit data port of the global external interface
DE	1	I	Data bus enable signal for the global external interface
A30-A0	31	O/Z	31-bit address port of the global external interface
AE	1	I	Address bus enable signal for the global bus interface
STAT3-STAT0	4	0	Status signals for the global bus interface
LOCK	1	0	Lock signal for the global bus interface
STRB0 <u>2</u> /	1	O/Z	Access strobe 0 for the global bus interface
R/ W 0 <u>2</u> /	1	O/Z	Read/write signal for STRB0 accesses
PAGE0 <u>2</u> /	1	O/Z	Page signal for STRB0 accesses
RDY0 <u>2</u> /	1	I	Ready signal for STRB0 accesses
CE0 <u>2</u> /	1	Ι	Control enable for the $\overline{\text{STRB0}}$ , PAGE0, and R/ $\overline{\text{W}}$ 0 signals
STRB1 <u>2</u> /	1	O/Z	Access strobe 1 for the global bus interface
R/ W 1 <u>2</u> /	1	O/Z	Read/write signal for STRB1 accesses
PAGE1 <u>2</u> /	1	O/Z	Page signal for STRB1 accesses
RDY1 <u>2</u> /	1	I	Ready signal for STRB1 accesses
CE1 <u>2</u> /	1	I	Control enable for the $\overline{\text{STRB1}}$ , PAGE1, and R/ $\overline{\text{W}}$ 1 signals

#### TABLE III. Pin descriptions.

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-96789
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		A	17

ce al interface erface s interface			
al interface erface s interface			
erface			
interface			
and LR/ $\overline{W}$ 0 signals			
Page signal for LSTRB1 accesses			
Ready signal for LSTRB1 accesses			
and LR/ $\overline{\mathbf{W}}$ 1 signals			
Communication port 0 data bus			
Communication port 0 token request signal			
Communication port 0 token request acknowledge signal			
Communication port 0 data strobe signal			
Communication port 0 data ready signal			
wledge signal			

		TABLE	III. <u>Pin des</u>	<u>criptions</u> - Contir	nued.				
<u> 11 59 8 9 9 8 7 8 9 0 1</u>	OX₽́'n∰₽	<mark>す</mark> 討			Description				
Communication p			_						
C2D7-C2D0	8	I/O	Commun	cation port 2 dat	ta bus				
CREQ2	1	I/O	Commun	Communication port 2 token request signal					
CACK2	1	I/O	Commun	Communication port 2 token request acknowledge signal					
CSTRB2	1	I/O	Commun	cation port 2 dat	ta strobe signal				
CRDY2	1	I/O	Commun	Communication port 2 data ready signal					
Communication p	ort 3 interfa	ice (12 pins)	_						
C3D7-C3D0	8	I/O	Commun	cation port 3 dat	ta bus				
CREQ3	1	I/O	Commun	Communication port 3 token request signal					
CACK3	1	I/O	Commun	Communication port 3 token request acknowledge signal					
CSTRB3	1	I/O	Commun	cation port 3 dat	ta strobe signal				
CRDY3	1	I/O	Communication port 3 data ready signal						
Communication p	ort 4 interfa	ice (12 Pins)							
C4D7-C4D0	8	I/O	Communication port 4 data bus						
CREQ4	1	I/O	Communication port 4 token request signal						
CACK4	1	I/O	Communication port 4 token request acknowledge signal						
CSTRB4	1	I/O	Communication port 4 data strobe signal						
CRDY4	1	I/O	Communication port 4 data ready signal						
Communication p	ort 5 interfa	ice (12 Pins)							
C5D7-C5D0	8	I/O	Communication port 5 data bus						
CREQ5	1	I/O	Communication port 5 token request signal						
CACK5	1	I/O	Commun	cation port 5 tok	en request acknowledge :	signal			
CSTRB5	1	I/O	Communication port 5 data strobe signal						
CRDY5	1	I/O	Commun	cation port 5 dat	ta ready signal				
Clock (4 Pins)									
X1	1	0	Crystal pi	n					
X2/CLKIN	1			scillator pin					
H1	1	0	H1 clock						
H3	1	0	H3 clock						
See footnotes at end	i of table.								
ST MICROCI	FANDARD RCUIT DF	AWING		SIZE <b>A</b>		5962-967			
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000									

询"59的978901QX℃ 世际商 ype 1/				Description				
Interrupts, I/O flag	js, RESET, t	mer (12 pins	)					
IIOF3-IIOF0	4	I/O	Interrupt a	nd I/O flags				
NMI	1	I	Nonmaskable interrupt. It is sensitive to a low-going edge.					
IACK	1	0	Interrupt acknowledge					
RESET	1	I	Reset signal					
RESETLOC1 - RESETLOC0	2	I	Reset-vect	or location pins	3			
ROMEN	1	I	On-chip R	On-chip ROM enable (0 = disable, 1 = enable)				
TCLK0	1	I/O	Timer 0 pin					
TCLK1	1	I/O	Timer 1 pir	1				
Power (70 pins)								
CV <sub>SS</sub>	15	I	Ground pir	IS				
DVss	15	I	Ground pir	IS				
IV <sub>SS</sub>	6	I	Ground pir	IS				
DVDD	13	I	+5-V DC s	upply pins				
GADVDD	3	I	+5-V DC s	upply pins				
GDDV <sub>DD</sub>	3	I	+5-V DC s	upply pins				
LADVDD	3	I	+5-V DC s					
LDDV <sub>DD</sub>	3	I	+5-V DC s					
SUBS	1	l	Substrate pin (tie to ground)					
V <sub>DDL</sub>	4	I	+5-V DC supply pins					
V <sub>SSL</sub>	4	I	Ground pir					
Emulation (7 pins	)							
ТСК	1	I	JTAG test port clock					
TDO	1	O/Z	JTAG test port data out					
TDI	1	I	JTAG test port data in					
TMS	1			port mode sele	ct			
TRST	1	I	JTAG test					
EMU0	1	I/O	Emulation					
EMU1	1	I/O	Emulation	•				
<u>1</u> / I = Input; O = O <u>2</u> / STRB0 and S ranges defined	STRB1 and a	ssociated sig	hals (R/ $\overline{W}$ 1,	R/ W 0, PAGE	0, PAGE1, etc.) are effecti	ve over the add		
	TANDARD	AWING		SIZE <b>A</b>		5962-9		

# 查询"5962-9678901QXC"供应简<sup>NDARD</sup> MICROCIRCUIT DRAWING BULLETIN

#### DATE: 99-04-15

Approved sources of supply for SMD 5962-96789 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and/or QML-38535 during the next revision. MIL-HDBK-103 and/or QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and/or QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-9678901QXC	01295	SMJ320MCM42DHFNM40
5962-9678902QXC	01295	SMJ320MCM42CHFNM40
5962-9678903QXC	01295	SMJ320MCM42DHFNM50
5962-9678904QXC	01295	SMJ320MCM42CHFNM50

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>

Vendor name and address

01295

Texas Instruments, Incorporated 13500 North Central Expressway P.O. Box 655303 Dallas, TX 75265 Point of contact: I-20 at FM 1788 Midland, TX 79711-0448

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.