


## Dual N-Channel 100-V (D-S) MOSFET

### PRODUCT SUMMARY

| $V_{DS}$ (V) | $R_{DS(on)}$ ( $\Omega$ ) | $I_D$ (A) | $Q_g$ (Typ.) |
|--------------|---------------------------|-----------|--------------|
| 100          | 0.567 at $V_{GS} = 10$ V  | 2.5       | 2.2 nC       |

PowerPAK® ChipFET Dual



Ordering Information: Si5980DU-T1-GE3 (Lead (Pb)-free and Halogen-free)

### FEATURES


- Halogen-free According to IEC 61249-2-21 Definition
- TrenchFET® Power MOSFET
- New Thermally Enhanced PowerPAK® ChipFET® Package
  - Small Footprint Area
  - Low On-Resistance
  - Thin 0.8 mm Profile
- Compliant to RoHS Directive 2002/95/EC




**RoHS**  
 COMPLIANT  
 HALOGEN  
 FREE

### APPLICATIONS

- Load Supply
- Power Supply



N-Channel MOSFET



N-Channel MOSFET

### ABSOLUTE MAXIMUM RATINGS $T_A = 25^\circ\text{C}$ , unless otherwise noted

| Parameter                                                    | Symbol         | Limit                    | Unit                |
|--------------------------------------------------------------|----------------|--------------------------|---------------------|
| Drain-Source Voltage                                         | $V_{DS}$       | 100                      | V                   |
| Gate-Source Voltage                                          | $V_{GS}$       | $\pm 20$                 |                     |
| Continuous Drain Current ( $T_J = 150^\circ\text{C}$ )       | $I_D$          | $T_C = 25^\circ\text{C}$ | 2.5                 |
|                                                              |                | $T_C = 70^\circ\text{C}$ | 2.0                 |
|                                                              |                | $T_A = 25^\circ\text{C}$ | 1.3 <sup>b, c</sup> |
|                                                              |                | $T_A = 70^\circ\text{C}$ | 1.0 <sup>b, c</sup> |
| Pulsed Drain Current                                         | $I_{DM}$       | 3                        | A                   |
| Continuous Source-Drain Diode Current                        | $I_S$          | $T_C = 25^\circ\text{C}$ | 6 <sup>a</sup>      |
|                                                              |                | $T_A = 25^\circ\text{C}$ | 1.7 <sup>b, c</sup> |
| Single Pulse Avalanche Current                               | $I_{AS}$       | 2                        |                     |
| Avalanche Energy                                             | $E_{AS}$       | 0.2                      | mJ                  |
| Maximum Power Dissipation                                    | $P_D$          | $T_C = 25^\circ\text{C}$ | 7.8                 |
|                                                              |                | $T_C = 70^\circ\text{C}$ | 5.0                 |
|                                                              |                | $T_A = 25^\circ\text{C}$ | 2.0 <sup>b, c</sup> |
|                                                              |                | $T_A = 70^\circ\text{C}$ | 1.3 <sup>b, c</sup> |
| Operating Junction and Storage Temperature Range             | $T_J, T_{stg}$ | - 55 to 150              | $^\circ\text{C}$    |
| Soldering Recommendations (Peak Temperature) <sup>d, e</sup> |                | 260                      |                     |

### THERMAL RESISTANCE RATINGS

| Parameter                                   | Symbol     | Typical | Maximum | Unit               |
|---------------------------------------------|------------|---------|---------|--------------------|
| Maximum Junction-to-Ambient <sup>b, f</sup> | $R_{thJA}$ | 49      | 61      | $^\circ\text{C/W}$ |
| Maximum Junction-to-Case (Drain)            | $R_{thJC}$ | 13      | 16      |                    |

Notes:

- Package limited.
- Surface Mounted on 1" x 1" FR4 board.
- $t = 5$  s.
- See Solder Profile ([www.vishay.com/ppg?73257](http://www.vishay.com/ppg?73257)). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under Steady State conditions is 110  $^\circ\text{C/W}$ .

| SPECIFICATIONS T <sub>J</sub> = 25 °C, unless otherwise noted |                                      |                                                                                                                       |      |       |       |       |
|---------------------------------------------------------------|--------------------------------------|-----------------------------------------------------------------------------------------------------------------------|------|-------|-------|-------|
| Parameter                                                     | Symbol                               | Test Conditions                                                                                                       | Min. | Typ.  | Max.  | Unit  |
| Static                                                        |                                      |                                                                                                                       |      |       |       |       |
| Drain-Source Breakdown Voltage                                | V <sub>DS</sub>                      | V <sub>GS</sub> = 0 V, I <sub>D</sub> = 250 μA                                                                        | 100  |       |       | V     |
| V <sub>DS</sub> Temperature Coefficient                       | ΔV <sub>DS</sub> /T <sub>J</sub>     | I <sub>D</sub> = 250 μA                                                                                               |      | 112   |       | mV/°C |
| V <sub>GS(th)</sub> Temperature Coefficient                   | ΔV <sub>GS(th)</sub> /T <sub>J</sub> |                                                                                                                       |      | - 7.3 |       |       |
| Gate-Source Threshold Voltage                                 | V <sub>GS(th)</sub>                  | V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250 μA                                                           | 2    |       | 4     | V     |
| Gate-Source Leakage                                           | I <sub>GSS</sub>                     | V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ± 20 V                                                                       |      |       | ± 100 | nA    |
| Zero Gate Voltage Drain Current                               | I <sub>DSS</sub>                     | V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V                                                                        |      |       | 1     | μA    |
|                                                               |                                      | V <sub>DS</sub> = 100 V, V <sub>GS</sub> = 0 V, T <sub>J</sub> = 55 °C                                                |      |       | 10    |       |
| On-State Drain Current <sup>a</sup>                           | I <sub>D(on)</sub>                   | V <sub>DS</sub> ≥ 3 V, V <sub>GS</sub> = 10 V                                                                         | 3    |       |       | A     |
| Drain-Source On-State Resistance <sup>a</sup>                 | R <sub>DS(on)</sub>                  | V <sub>GS</sub> = 10 V, I <sub>D</sub> = 0.4 A                                                                        |      | 0.472 | 0.567 | Ω     |
| Forward Transconductance <sup>a</sup>                         | g <sub>fs</sub>                      | V <sub>DS</sub> = 20 V, I <sub>D</sub> = 1.3 A                                                                        |      | 2     |       | S     |
| Dynamic <sup>b</sup>                                          |                                      |                                                                                                                       |      |       |       |       |
| Input Capacitance                                             | C <sub>iss</sub>                     | V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 0 V, f = 1 MHz                                                              |      | 78    |       | pF    |
| Output Capacitance                                            | C <sub>oss</sub>                     |                                                                                                                       |      | 11    |       |       |
| Reverse Transfer Capacitance                                  | C <sub>rss</sub>                     |                                                                                                                       |      | 4     |       |       |
| Total Gate Charge                                             | Q <sub>g</sub>                       | V <sub>DS</sub> = 50 V, V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.3 A                                                |      | 2.2   | 3.3   | nC    |
| Gate-Source Charge                                            | Q <sub>gs</sub>                      |                                                                                                                       |      | 1.0   |       |       |
| Gate-Drain Charge                                             | Q <sub>gd</sub>                      |                                                                                                                       |      | 0.4   |       |       |
| Gate Resistance                                               | R <sub>g</sub>                       | f = 1 MHz                                                                                                             | 0.5  | 2.4   | 4.8   | Ω     |
| Turn-On Delay Time                                            | t <sub>d(on)</sub>                   | V <sub>DD</sub> = 50 V, R <sub>L</sub> = 50 Ω<br>I <sub>D</sub> ≅ 1 A, V <sub>GEN</sub> = 10 V, R <sub>g</sub> = 1 Ω  |      | 7     | 14    | ns    |
| Rise Time                                                     | t <sub>r</sub>                       |                                                                                                                       |      | 10    | 20    |       |
| Turn-Off Delay Time                                           | t <sub>d(off)</sub>                  |                                                                                                                       |      | 7     | 14    |       |
| Fall Time                                                     | t <sub>f</sub>                       |                                                                                                                       |      | 8     | 16    |       |
| Turn-On Delay Time                                            | t <sub>d(on)</sub>                   | V <sub>DD</sub> = 50 V, R <sub>L</sub> = 50 Ω<br>I <sub>D</sub> ≅ 1 A, V <sub>GEN</sub> = 7.5 V, R <sub>g</sub> = 1 Ω |      | 8     | 16    |       |
| Rise Time                                                     | t <sub>r</sub>                       |                                                                                                                       |      | 11    | 20    |       |
| Turn-Off Delay Time                                           | t <sub>d(off)</sub>                  |                                                                                                                       |      | 8     | 16    |       |
| Fall Time                                                     | t <sub>f</sub>                       |                                                                                                                       |      | 9     | 18    |       |
| Drain-Source Body Diode Characteristics                       |                                      |                                                                                                                       |      |       |       |       |
| Continuous Source-Drain Diode Current                         | I <sub>S</sub>                       | T <sub>C</sub> = 25 °C                                                                                                |      |       | 6     | A     |
| Pulse Diode Forward Current                                   | I <sub>SM</sub>                      |                                                                                                                       |      |       | 3     |       |
| Body Diode Voltage                                            | V <sub>SD</sub>                      | I <sub>S</sub> = 1 A, V <sub>GS</sub> = 0 V                                                                           |      | 0.8   | 1.2   | V     |
| Body Diode Reverse Recovery Time                              | t <sub>rr</sub>                      | I <sub>F</sub> = 1 A, dI/dt = 100 A/μs, T <sub>J</sub> = 25 °C                                                        |      | 22    | 33    | ns    |
| Body Diode Reverse Recovery Charge                            | Q <sub>rr</sub>                      |                                                                                                                       |      | 20    | 30    | nC    |
| Reverse Recovery Fall Time                                    | t <sub>a</sub>                       |                                                                                                                       |      | 15    |       | ns    |
| Reverse Recovery Rise Time                                    | t <sub>b</sub>                       |                                                                                                                       |      | 7     |       |       |


Notes:

a. Pulse test; pulse width  $\leq 300\text{ }\mu\text{s}$ , duty cycle  $\leq 2\%$ .


b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




**Output Characteristics**




**Transfer Characteristics**




**On-Resistance vs. Drain Current and Gate Voltage**








**Capacitance**



**Gate Charge**




**On-Resistance vs. Junction Temperature**

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted

**Source-Drain Diode Forward Voltage**

**On-Resistance vs. Gate-to-Source Voltage**

**Threshold Voltage**

**Single Pulse Power, Junction-to-Ambient**


\*  $V_{GS} >$  minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified


**Safe Operating Area**

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted




$T_C$  - Case Temperature (°C)

**Current Derating\***



$T_C$  - Case Temperature (°C)



**Power, Junction-to-Case**



$T_A$  - Ambient Temperature (°C)

**Power, Junction-to-Ambient**

\* The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.

**TYPICAL CHARACTERISTICS** 25 °C, unless otherwise noted**Normalized Thermal Transient Impedance, Junction-to-Ambient****Normalized Thermal Transient Impedance, Junction-to-Case**

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppg?65576](http://www.vishay.com/ppg?65576).

## Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.