# **2.65 W Filterless Class-D Audio Power Amplifier**

The NCP2820 is a cost-effective mono Class-D audio power amplifier capable of delivering 2.65 W of continuous average power to 4.0  $\Omega$  from a 5.0 V supply in a Bridge Tied Load (BTL) configuration. Under the same conditions, the output power stage can provide 1.4 W to a 8.0  $\Omega$  BTL load with less than 1% THD+N. For cellular handsets or PDAs it offers space and cost savings because no output filter is required when using inductive tranducers. With more than 90% efficiency and very low shutdown current, it increases the lifetime of your battery and drastically lowers the junction temperature.

The NCP2820 processes analog inputs with a pulse width modulation technique that lowers output noise and THD when compared to a conventional sigma-delta modulator. The device allows independent gain while summing signals from various audio sources. Thus, in cellular handsets, the earpiece, the loudspeaker and even the melody ringer can be driven with a single NCP2820. Due to its low 42  $\mu$ V noise floor, A-weighted, a clean listening is guaranteed no matter the load sensitivity.

## Features

- Optimized PWM Output Stage: Filterless Capability
- Efficiency up to 90% Low 2.5 mA Typical Quiescent Current
- Large Output Power Capability: 1.4 W with 8.0  $\Omega$  Load (CSP) and THD + N < 1%
- Wide Supply Voltage Range: 2.5–5.5 V Operating Voltage
- High Performance, THD+N of 0.03% @  $V_p = 5.0 V$ , R<sub>L</sub> = 8.0  $\Omega$ , P<sub>out</sub> = 100 mW
- Excellent PSRR (-65 dB): No Need for Voltage Regulation
- Surface Mounted Package 9-Pin Flip-Chip CSPand UDFN8
- Fully Differential Design. Eliminates Two Input Coupling Capacitors
- Very Fast Turn On/Off Times with Advanced Rising and Falling Gain Technique
- External Gain Configuration Capability
- Internally Generated 250 kHz Switching Frequency
- Short Circuit Protection Circuitry
- "Pop and Click" Noise Protection Circuitry
- Pb–Free Packages are Available


## Applications

- Cellular Phone
- Portable Electronic Devices
- PDAs and Smart Phones
- Portable Computer




# **ON Semiconductor®**


http://onsemi.com




## ORDERING INFORMATION

See detailed ordering and shipping information on page 20 of this data sheet.







## PIN DESCRIPTION

Pin	Pin No.			
CSP	CSP UDFN8 Symbol Type		Туре	Description
A1	3	INP	I	Positive Differential Input.
A2	7	GND	I	Analog Ground.
A3	8	OUTM	0	Negative BTL Output.
B1	2	Vp	I	Analog Positive Supply. Range: 2.5 V – 5.5 V.
B2	6	Vp	I	Power Analog Positive Supply. Range: 2.5 V – 5.5 V.
B3	7	GND	I	Analog Ground.
C1	4	INM	I	Negative Differential Input.
C2	1	SD	I	The device enters in Shutdown Mode when a low level is applied on this pin. An internal 300 k $\Omega$ resistor will force the device in shutdown mode if no signal is applied to this pin. It also helps to save space and cost.
C3	5	OUTP	0	Positive BTL Output.

# **州谷INHMBATINGS**世应商

Symbol	Rating		Max	Unit
Vp	Supply Voltage	Active Mode Shutdown Mode	6.0 7.0	V
V <sub>in</sub>	Input Voltage		–0.3 to V <sub>CC</sub> +0.3	V
l <sub>out</sub>	Max Output Current (Note 1)		1.5	А
Pd	Power Dissipation (Note 2)		Internally Limited	-
T <sub>A</sub>	Operating Ambient Temperature		-40 to +85	°C
ТJ	Max Junction Temperature		150	°C
T <sub>stg</sub>	Storage Temperature Range		-65 to +150	°C
$R_{ hetaJA}$	Thermal Resistance Junction-to-Air	9–Pin Flip–Chip UDFN8	90 (Note 3) 50	°C/W
	ESD Protection Human Body Model (HBM) (Note 4) Machine Model (MM) (Note 5)		> 2000 > 200	V
-	Latchup Current @ T <sub>A</sub> = 85°C (Note 6)	9–Pin Flip–Chip UDFN8	±70 ±100	mA
MSL	Moisture Sensitivity (Note 7)		Level 1	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. The device is protected by a current breaker structure. See "Current Breaker Circuit" in the Description Information section for more information.

 The thermal shutdown is set to 160°C (typical) avoiding irreversible damage to the device due to power dissipation.
 For the 9–Pin Flip–Chip CSP package, the R<sub>0JA</sub> is highly dependent of the PCB Heatsink area. For example, R<sub>0JA</sub> can equal 195°C/W with 50 mm<sup>2</sup> total area and also 135°C/W with 500 mm<sup>2</sup>. When using ground and power planes, the value is around 90°C/W, as specified in table.

4. Human Body Model: 100 pF discharged through a 1.5 kΩ resistor following specification JESD22/A114. On 9–Pin Flip–Chip, B2 Pin (V<sub>P</sub>) is qualified at 1500 V.

5. Machine Model: 200 pF discharged through all pins following specification JESD22/A115.

6. Latchup Testing per JEDEC Standard JESD78.

7. Moisture Sensitivity Level (MSL): 1 per IPC/JEDEC standard: J-STD-020A.

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Operating Supply Voltage	Vp	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.5	-	5.5	V
Supply Quiescent Current	l <sub>dd</sub>	$V_p = 3.6 \text{ V}, \text{ R}_L = 8.0 \Omega$ $V_p = 5.5 \text{ V}, \text{ No Load}$ $V_p \text{ from } 2.5 \text{ V to } 5.5 \text{ V}, \text{ No Load}$ $T_A = -40^\circ\text{C} \text{ to } +85^\circ\text{C}$		2.15 2.61 _	- - 4.6	mA
Shutdown Current	I <sub>sd</sub>	$V_p = 4.2 V$ $T_A = +25^{\circ}C$ $T_A = +85^{\circ}C$ $V_p = 5.5 V$	-	0.42 0.45	0.8	μΑ
		T <sub>A</sub> = +25°C T <sub>A</sub> = +85°C	-	0.8 0.9	1.5 -	
Shutdown Voltage High	V <sub>sdih</sub>	-	1.2	-	-	V
Shutdown Voltage Low	V <sub>sdil</sub>	-	-	-	0.4	V
Switching Frequency	F <sub>sw</sub>	V <sub>p</sub> from 2.5 V to 5.5 V T <sub>A</sub> = -40°C to +85°C	190	250	310	kHz
Gain	G	R <sub>L</sub> = 8.0 Ω	<u>285 kΩ</u> R <sub>i</sub>	<u>300 kΩ</u> R <sub>i</sub>	<u>315 kΩ</u> R <sub>i</sub>	V V
Output Impedance in Shutdown Mode	Z <sub>SD</sub>	-	-	300	-	Ω
Resistance from $\overline{SD}$ to GND	Rs	-	-	300	-	kΩ
Output Offset Voltage	Vos	V <sub>p</sub> = 5.5 V	-	6.0	-	mV
Turn On Time	Ton	V <sub>p</sub> from 2.5 V to 5.5 V	-	9.0	-	ms
Turn Off Time	Toff	V <sub>p</sub> from 2.5 V to 5.5 V	-	5.0	-	ms
Thermal Shutdown Temperature	Tsd	_	-	160	-	°C
Output Noise Voltage	Vn	V <sub>p</sub> = 3.6 V, f = 20 Hz to 20 kHz no weighting filter with A weighting filter		65 42	-	μVrms
RMS Output Power	Po	$\begin{array}{l} {\sf R}_{\sf L}=8.0\;\Omega,f=1.0\;{\sf kHz},{\sf THD}{+}{\sf N}<1\%\\ {\sf V}_p=2.5\;{\sf V}\\ {\sf V}_p=3.0\;{\sf V}\\ {\sf V}_p=3.6\;{\sf V}\\ {\sf V}_p=4.2\;{\sf V}\\ {\sf V}_p=5.0\;{\sf V} \end{array}$	- - - -	0.32 0.48 0.7 0.97 1.38	- - - -	W
		$\begin{array}{c} {\sf R}_L = 8.0 \; \Omega,  f = 1.0 \; {\sf kHz},  {\sf THD} {+}{\sf N} < 10\% \\ {\sf V}_p = 2.5 \; {\sf V} \\ {\sf V}_p = 3.0 \; {\sf V} \\ {\sf V}_p = 3.6 \; {\sf V} \\ {\sf V}_p = 4.2 \; {\sf V} \\ {\sf V}_p = 5.0 \; {\sf V} \end{array}$	- - - -	0.4 0.59 0.87 1.19 1.7	- - - -	W
		$\begin{array}{c} {\sf R}_L = 4.0 \; \Omega,  f = 1.0 \; {\sf kHz},  {\sf THD}{+}{\sf N} < 1\% \\ {\sf V}_p = 2.5 \; {\sf V} \\ {\sf V}_p = 3.0 \; {\sf V} \\ {\sf V}_p = 3.6 \; {\sf V} \\ {\sf V}_p = 4.2 \; {\sf V} \\ {\sf V}_p = 5.0 \; {\sf V} \end{array}$	- - - -	0.49 0.72 1.06 1.62 2.12	- - - -	W
		$\begin{array}{c} R_{L} = 4.0 \; \Omega,  f = 1.0 \; kHz,  THD + N < 10\% \\ V_{p} = 2.5 \; V \\ V_{p} = 3.0 \; V \\ V_{p} = 3.6 \; V \\ V_{p} = 4.2 \; V \\ V_{p} = 5.0 \; V \end{array}$	- - - -	0.6 0.9 1.33 2.0 2.63	- - - -	W

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Efficiency	-			91 90		%
				82 81		
Total Harmonic Distortion + Noise	THD+N	$\begin{split} V_p &= 5.0 \text{ V},  \text{R}_L = 8.0 \ \Omega, \\ \text{f} &= 1.0  \text{kHz},  \text{P}_{out} = 0.25 \text{ W} \\ V_p &= 3.6  \text{V},  \text{R}_L = 8.0 \ \Omega, \\ \text{f} &= 1.0  \text{kHz},  \text{P}_{out} = 0.25  \text{W} \end{split}$	-	0.05 0.09	-	%
Common Mode Rejection Ratio	CMRR	$ \begin{array}{l} V_{p} \mbox{ from } 2.5 \mbox{ V to } 5.5 \mbox{ V} \\ V_{ic} = 0.5 \mbox{ V to } V_{p} - 0.8 \mbox{ V} \\ V_{p} = 3.6 \mbox{ V, } V_{ic} = 1.0 \mbox{ V}_{pp} \\ f = 217 \mbox{ Hz} \\ f = 1.0 \mbox{ kHz} \end{array} $	- - -	-62 -56 -57	- - -	dB
Power Supply Rejection Ratio	PSRR	$\label{eq:Vp_ripple_pk-pk} \begin{array}{l} V_{p\_ripple\_pk-pk} = 200 \text{ mV}, \ R_{L} = 8.0 \ \Omega, \\ \text{Inputs AC Grounded} \\ V_p = 3.6 \ V \\ f = 217 \ kHz \\ f = 1.0 \ kHz \end{array}$	-	-62 -65	-	dB

**ELECTRICAL CHARACTERISTICS** (Limits apply for  $T_A = +25^{\circ}C$  unless otherwise noted) (NCP2820MUTBG)

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
Operating Supply Voltage	Vp	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	2.5	-	5.5	V
Supply Quiescent Current	l <sub>dd</sub>	$V_p$ = 3.6 V, R <sub>L</sub> = 8.0 $\Omega$ $V_p$ = 5.5 V, No Load $V_p$ from 2.5 V to 5.5 V, No Load		2.15 2.61		mA
		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	-	-	3.8	
Shutdown Current	I <sub>sd</sub>	$V_p = 4.2 V$ $T_A = +25^{\circ}C$ $T_A = +85^{\circ}C$	_	0.42 0.45	0.8 2.0	μΑ
			-	0.45	2.0	•
		$V_p = 5.5 V$ $T_A = +25^{\circ}C$ $T_A = +85^{\circ}C$	-	0.8 0.9	1.5 -	μΑ
Shutdown Voltage High	V <sub>sdih</sub>	_	1.2	-	-	V
Shutdown Voltage Low	V <sub>sdil</sub>	_	-	-	0.4	V
Switching Frequency	F <sub>sw</sub>	$V_p$ from 2.5 V to 5.5 V $T_A = -40^{\circ}C$ to +85°C	180	240	300	kHz
Gain	G	$R_L = 8.0 \ \Omega$	<u>285 kΩ</u> R <sub>i</sub>	<u>300 kΩ</u> R <sub>i</sub>	<u>315 kΩ</u> R <sub>i</sub>	$\frac{V}{V}$
Output Impedance in Shutdown Mode	Z <sub>SD</sub>	_	-	20	-	kΩ
Resistance from $\overline{SD}$ to GND	Rs	-	-	300	-	kΩ
Output Offset Voltage	Vos	V <sub>p</sub> = 5.5 V	-	6.0	-	mV
Turn On Time	Ton	V <sub>p</sub> from 2.5 V to 5.5 V	-	1.0	-	μs
Turn Off Time	Toff	$V_p$ from 2.5 V to 5.5 V	-	1.0	-	μs
Thermal Shutdown Temperature	Tsd	_	-	160	-	°C
Output Noise Voltage	Vn	V <sub>p</sub> = 3.6 V, f = 20 Hz to 20 kHz no weighting filter	-	65	-	μVrms
		with A weighting filter	-	42	-	

ELECTRICAL CHARACTERISTICS (Li	imits apply for $T_A = +25^{\circ}C$ unless otherwise noted)	(NCP2820MUTBG)
--------------------------------	--	----------------

Characteristic	Symbol	Conditions	Min	Тур	Max	Unit
RMS Output Power	Po	$\begin{array}{l} {\sf R}_L = 8.0 \; \Omega, \; f = 1.0 \; {\sf kHz}, \; {\sf THD}{+}{\sf N} < 1\% \\ {\sf V}_p = 2.5 \; {\sf V} \\ {\sf V}_p = 3.0 \; {\sf V} \\ {\sf V}_p = 3.6 \; {\sf V} \\ {\sf V}_p = 4.2 \; {\sf V} \\ {\sf V}_p = 5.0 \; {\sf V} \end{array}$	- - - -	0.22 0.33 0.45 0.67 0.92	- - - -	W
		$ \begin{array}{l} {\sf R}_{\sf L} = 8.0 \; \Omega,  f = 1.0 \; {\sf kHz},  {\sf THD}{+}{\sf N} < 10\% \\ {\sf V}_p = 2.5 \; {\sf V} \\ {\sf V}_p = 3.0 \; {\sf V} \\ {\sf V}_p = 3.6 \; {\sf V} \\ {\sf V}_p = 4.2 \; {\sf V} \\ {\sf V}_p = 5.0 \; {\sf V} \end{array} $	- - - -	0.36 0.53 0.76 1.07 1.49		W
		$\begin{array}{c} {\sf R}_L = 4.0 \; \Omega,  f = 1.0 \; {\sf kHz},  {\sf THD}{\sf +N} < 1\% \\ {\sf V}_p = 2.5 \; {\sf V} \\ {\sf V}_p = 3.0 \; {\sf V} \\ {\sf V}_p = 3.6 \; {\sf V} \\ {\sf V}_p = 4.2 \; {\sf V} \\ {\sf V}_p = 5.0 \; {\sf V} \end{array}$	- - - -	0.24 0.38 0.57 0.83 1.2		W
		$\begin{array}{c} {\sf R}_L = 4.0 \; \Omega,  f = 1.0 \; {\sf kHz},  {\sf THD}{\sf +N} < 10\% \\ {\sf V}_p = 2.5 \; {\sf V} \\ {\sf V}_p = 3.0 \; {\sf V} \\ {\sf V}_p = 3.6 \; {\sf V} \\ {\sf V}_p = 4.2 \; {\sf V} \\ {\sf V}_p = 5.0 \; {\sf V} \end{array}$		0.52 0.8 1.125 1.58 2.19		W
Efficiency	-	$\begin{array}{l} {\sf R}_{\sf L} = 8.0 \ \Omega, \ f = 1.0 \ {\sf kHz} \\ {\sf V}_{\sf p} = 5.0 \ {\sf V}, \ {\sf P}_{out} = 1.2 \ {\sf W} \\ {\sf V}_{\sf p} = 3.6 \ {\sf V}, \ {\sf P}_{out} = 0.6 \ {\sf W} \end{array}$		87 87	-	%
			-	79 78	-	
Total Harmonic Distortion + Noise	THD+N	$\begin{split} V_{p} &= 5.0 \text{ V},        $	_	0.05	-	%
Common Mode Rejection Ratio	CMRR	$f = 1.0 \text{ kHz}, P_{out} = 0.25 \text{ W}$ $V_{p} \text{ from } 2.5 \text{ V to } 5.5 \text{ V}$ $V_{ic} = 0.5 \text{ V to } V_{p} - 0.8 \text{ V}$ $V_{p} = 3.6 \text{ V}, V_{ic} = 1.0 \text{ V}_{pp}$	_	0.06 -62	-	dB
		f = 217 Hz f = 1.0 kHz	-	-56 -57	-	
Power Supply Rejection Ratio	PSRR	$V_{p\_ripple\_pk\_pk} = 200 \text{ mV}, \text{ R}_{L} = 8.0 \Omega,$ Inputs AC Grounded $V_{p} = 3.6 \text{ V}$ $f = 217 \text{ kHz}$ $f = 1.0 \text{ kHz}$	_	-62 -65	_	dB




Figure 2. Test Setup for Graphs

NOTES:


- 1. Unless otherwise noted,  $C_i = 100 \text{ nF}$  and  $R_i = 150 \text{ k}\Omega$ . Thus, the gain setting is 2 V/V and the cutoff frequency of the input high pass filter is set to 10 Hz. Input capacitors are shorted for CMRR measurements.
- 2. To closely reproduce a real application case, all measurements are performed using the following loads:


 $R_L = 8 \Omega$  means Load = 15  $\mu$ H + 8  $\Omega$  + 15  $\mu$ H


 $R_L = 4 \Omega$  means Load = 15  $\mu$ H + 4  $\Omega$  + 15  $\mu$ H


Very low DCR 15  $\mu$ H inductors (50 m $\Omega$ ) have been used for the following graphs. Thus, the electrical load measurements are performed on the resistor (8  $\Omega$  or 4  $\Omega$ ) in differential mode.

3. For Efficiency measurements, the optional 30 kHz filter is used. An RC low-pass filter is selected with (100  $\Omega$ , 47 nF) on each PWM output.













# 查询"NCP2820D"供应商

**TYPICAL CHARACTERISTICS** 









### **DESCRIPTION INFORMATION**

#### **Detailed Description**

The basic structure of the NCP2820 is composed of one analog pre-amplifier, a pulse width modulator and an H-bridge CMOS power stage. The first stage is externally configurable with gain-setting resistor  $R_i$  and the internal fixed feedback resistor  $R_f$  (the closed-loop gain is fixed by the ratios of these resistors) and the other stage is fixed. The load is driven differentially through two output stages.

The differential PWM output signal is a digital image of the analog audio input signal. The human ear is a band pass filter regarding acoustic waveforms, the typical values of which are 20 Hz and 20 kHz. Thus, the user will hear only the amplified audio input signal within the frequency range. The switching frequency and its harmonics are fully filtered. The inductive parasitic element of the loudspeaker helps to guarantee a superior distortion value.

#### **Power Amplifier**

The output PMOS and NMOS transistors of the amplifier have been designed to deliver the output power of the specifications without clipping. The channel resistance ( $R_{on}$ ) of the NMOS and PMOS transistors is typically 0.4  $\Omega$ .

#### Turn On and Turn Off Transitions in Case of 9 Pin Flip-Chip Package

In order to eliminate "pop and click" noises during transition, the output power in the load must not be established or cutoff suddenly. When a logic high is applied to the shutdown pin, the internal biasing voltage rises quickly and, 4 ms later, once the output DC level is around the common mode voltage, the gain is established slowly (5.0 ms). This method to turn on the device is optimized in terms of rejection of "pop and click" noises. Thus, the total turn on time to get full power to the load is 9 ms (typical).

The device has the same behavior when it is turned-off by a logic low on the shutdown pin. No power is delivered to the load 5 ms after a falling edge on the shutdown pin. Due to the fast turn on and off times, the shutdown signal can be used as a mute signal as well.

#### Turn On and Turn Off Transitions in Case of UDFN8

In case of UDFN8 package, the audio signal is established instantaneously after the rising edge on the shutdown pin. The audio is also suddenly cut once a low level is sent to the amplifier. This way to turn on and off the device in a very fast way also prevents from "pop & click" noise.

### Shutdown Function

The device enters shutdown mode when the shutdown signal is low. During the shutdown mode, the DC quiescent current of the circuit does not exceed  $1.5 \,\mu$ A.

#### **Current Breaker Circuit**

The maximum output power of the circuit corresponds to an average current in the load of 820 mA.

In order to limit the excessive power dissipation in the load if a short-circuit occurs, a current breaker cell shuts down the output stage. The current in the four output MOS transistors are real-time controlled, and if one current exceeds the threshold set to 1.5 A, the MOS transistor is opened and the current is reduced to zero. As soon as the short-circuit is removed, the circuit is able to deliver the expected output power.


This patented structure protects the NCP2820. Since it completely turns off the load, it minimizes the risk of the chip overheating which could occur if a soft current limiting circuit was used. **APPLICATION INFORMATION** 

## 查询"NCP2820D"供应商

#### NCP2820 PWM Modulation Scheme

The NCP2820 uses a PWM modulation scheme with each output switching from 0 to the supply voltage. If  $V_{in} = 0 V$  outputs OUTM and OUTP are in phase and no current is flowing through the differential load. When a positive signal

is applied, OUTP duty cycle is greater than 50% and OUTM is less than 50%. With this configuration, the current through the load is 0 A most of the switching period and thus power losses in the load are lowered.



#### Voltage Gain

The first stage is an analog amplifier. The second stage is a comparator: the output of the first stage is compared with a periodic ramp signal. The output comparator gives a pulse width modulation signal (PWM). The third and last stage is the direct conversion of the PWM signal with MOS transistors H–bridge into a powerful output signal with low impedance capability.

With an 8  $\Omega$  load, the total gain of the device is typically set to:

# $\frac{300 \text{ k}\Omega}{\text{R}_{\text{i}}}$

## Input Capacitor Selection (Cin)

The input coupling capacitor blocks the DC voltage at the amplifier input terminal. This capacitor creates a high-pass filter with  $R_{in}$ , the cut-off frequency is given by  $Fc = \frac{1}{2 \times \pi \times R_j \times C_j}$ .

When using an input resistor set to 150 k $\Omega$ , the gain configuration is 2 V/V. In such a case, the input capacitor selection can be from 10 nF to 1  $\mu$ F with cutoff frequency values between 1 Hz and 100 Hz. The NCP2820 also includes a built in low pass filtering function. It's cut off frequency is set to 20 kHz.


#### **Optional Output Filter**

This filter is optional due to the capability of the speaker to filter by itself the high frequency signal. Nevertheless, the high frequency is not audible and filtered by the human ear. An optional filter can be used for filtering high frequency signal before the speaker. In this case, the circuit consists of two inductors (15  $\mu$ H) and two capacitors (2.2  $\mu$ F) (Figure 36). The size of the inductors is linked to the output power requested by the application. A simplified version of this filter requires a 1  $\mu$ F capacitor in parallel with the load, instead of two 2.2  $\mu$ F connected to ground (Figure 37).

Cellular phones and portable electronic devices are great applications for Filterless Class–D as the track length between the amplifier and the speaker is short, thus, there is usually no need for an EMI filter. However, to lower radiated emissions as much as possible when used in filterless mode, a ferrite filter can often be used. Select a ferrite bead with the high impedance around 100 MHz and a very low DCR value in the audio frequency range is the best choice. The MPZ1608S221A1 from TDK is a good choice. The package size is 0603.

#### **Optimum Equivalent Capacitance at Output Stage**

If the optional filter described in the above section isn't selected. Cellular phones and wireless portable devices design normally put several Radio Frequency filtering capacitors and ESD protection devices between Filter less Class D outputs and loudspeaker. Those devices are usually connected between amplifier output and ground. In order to achieve the best sound quality, the optimum value of total equivalent capacitance between each output terminal to the ground should be less than or equal to 150 pF. This total equivalent capacitance consists of the radio frequency filtering capacitors and ESD protection device equivalent parasitic capacitance.








Figure 37. Optional Audio Output Filter




Figure 38. Optional EMI Ferrite Bead Filter




Figure 39. NCP2820 Application Schematic with Fully Differential Input Configuration




Figure 40. NCP2820 Application Schematic with Fully Differential Input Configuration and Ferrite Chip Beads as an Output EMI Filter




Figure 41. NCP2820 Application Schematic with Differential Input Configuration and High Pass Filtering Function




Figure 42. NCP2820 Application Schematic with Single Ended Input Configuration




Figure 43. Schematic of the Demonstration Board of the 9-pin Flip Chip CSP Device




Figure 44. Silkscreen Layer of the 9 Pin Flip-Chip Evaluation Board




Figure 45. Silkscreen Layer of the UDFN8 Evaluation Board

## **PCB Layout Information**

NCP2820 is suitable for low cost solution. In a very small package it gives all the advantages of a Class–D audio amplifier. The required application board is focused on low cost solution too. Due to its fully differential capability, the audio signal can only be provided by an input resistor. If a low pass filtering function is required, then an input coupling capacitor is needed. The values of these components determine the voltage gain and the bandwidth frequency. The battery positive supply voltage requires a good decoupling capacitor versus the expected distortion.

When the board is using Ground and Power planes with at least 4 layers, a single  $4.7 \,\mu\text{F}$  filtering ceramic capacitor on the bottom face will give optimized performance.

A 1.0  $\mu$ F low ESR ceramic capacitor can also be used with slightly degraded performances on the THD+N from 0.06% up to 0.2%.

In a two layers application, if both  $V_p$  pins are connected on the top layer, a single 4.7  $\mu$ F decoupling capacitor will optimize the THD+N level.

The NCP2820 power audio amplifier can operate from 2.5 V until 5.5 V power supply. With less than 2% THD+N, it delivers 500 mW rms output power to a 8.0  $\Omega$  load at V<sub>p</sub> = 3.0 V and 1.0 W rms output power at V<sub>p</sub> = 4.0 V.




Figure 46. Top Layer of Two Layers Board Dedicated to the 9-Pin Flip-Chip Package

Note: This track between Vp pins is only needed when a 2 layers board is used. In case of a typical 4 or more layers, the use of laser vias in pad will optimize the THD+N floor. The demonstration board delivered by ON Semiconductor is a 4 Layers with Top, Ground, Power Supply and Bottom.


### **Bill of Materials**

ltem	Part Description	Ref	PCB Footprint	Manufacturer	Part Number
1	NCP2820 Audio Amplifier	U1			NCP2820
2	SMD Resistor 150 k $\Omega$	R1, R2	0603	Vishay-Draloric	CRCW0603
3	Ceramic Capacitor 100 nF, 50 V, X7R	C1, C2	0603	TDK	C1608X7R1H104KT
4	Ceramic Capacitor 4.7 µF, 6.3 V, X5R	C3, C4	0603	TDK	C1608X5R0J475MT
5	PCB Footprint	J7, J8			
6	I/O connector. It can be plugged by MC-1,5/3-ST-3,81	J2		Phoenix Contact	MC-1,5/3-G
7	I/O connector. It can be plugged by BLZ5.08/2 (Weidmuller Reference)	J1, J3		Weidmuller	SL5.08/2/90B
8	Jumper Connector, 400 mils	J4		Harwin	D3082-B01
9	Jumper Header Vertical Mount 3*1, 2.54 mm.	J5		Tyco Electronics / AMP	5-826629-0

## 查·PPERIOP 2N 50 BM 供加 物

Device	Marking	Package	Shipping†
NCP2820FCT1	MAQ	9–Pin Flip–Chip CSP	3000 / Tape & Reel
NCP2820FCT1G	MAQ-	9–Pin Flip–Chip CSP (Pb–Free)	3000 / Tape & Reel T1 Orientation
NCP2820FCT2G	MAQ-	9–Pin Flip–Chip CSP (Pb–Free)	3000 / Tape & Reel T2 Orientation
NCP2820MUTBG	ZBM■	8 PIN UDFN 2x2.2 (Pb-Free)	3000 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



Die orientation in tape with bumps down

Die orientation in tape with bumps down


# 查询"NCP2820D"供应商


## PACKAGE DIMENSIONS


## 9 PIN FLIP-CHIP

CASE 499AL-01 ISSUE O

- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETERS. 3. COPLANARITY APPLIES TO SPHERICAL CROWNS OF SOLDER BALLS.








## 查询"NCP2820D"供应商

## PACKAGE DIMENSIONS

8 PIN UDFN, 2x2.2, 0.5P CASE 506AV-01

ISSUE B



E2

8X b

0.05

0.10

CAB

C NOTE 3


15

NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
- CONTROLLING DIMENSION: MILLIMETERS.
   DIMENSION & APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND
- 0.30 mm FROM TERMINAL.
   COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

	MILLIMETERS					
DIM	MIN	NOM	MAX			
Α	0.45	0.50	0.55			
A1	0.00	0.03	0.05			
A3		0.127 RI	EF			
b	0.20	0.25	0.30			
D		2.00 BS	C			
D2	1.40	1.50	1.60			
Е		2.20 BS	C			
E2	0.70	0.80	0.90			
е		0.50 BSC				
κ	0.20					
L	0.35	0.40	0.45			

#### SOLDERING FOOTPRINT\*



\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payerses, and expenses, and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

8X K

8

**BOTTOM VIEW** 

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850

#### ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative