


**SERIES  
5210**

Revised December 1985

## 12 BIT , MUX SYNCHRO/RESOLVER TO DIGITAL CONVERTER SYSTEM (4, 6, 8 OR MORE CHANNELS)



### FEATURES

- 12 bit resolution
- 12 arc minutes accuracy
- Noise immune, not a peak sampler
- Insensitive to carrier amplitude variations
- Tristate outputs simplify computer interconnect
- Fully interchangeable modules
- Hermetically sealed units available
- Meets MIL-STD-202D; Methods 101C, 105B, 106C, 107C, 202D, 204B and 205D
- Hi-Reliability 883B or MIL-M-38510 units on request
- Expandable by adding additional Demodulator Modules
- No special precautions required against static electricity

### CONCEPT

Multiplexing is a method or system for processing several data inputs, either randomly or sequentially, through a switching matrix, and time sharing a common output to view each input in a time slot determined by the multiplexer address.

### DESCRIPTION

This model describes a time proven multiplexed system using a continuous demodulation rather than a peak sampling approach. This technique assures accuracy, even though system noise is present, because peak samplers respond to perturbations on the sampled waveform with resulting deterioration of output accuracy.


This system consists of two potted, but factory repairable, modules that are designed for PC board mounting. The Demodulator module 5210 converts the four input channels into DC sine/cosine format. A switching matrix, contained within the Demodulator module, selects the particular input channel that will be converted into digital form. Each channel incorporates transformer isolated signal and reference inputs and can operate from different reference supplies. Any reference and input voltage level and frequency can be supplied. The successive approximation converter module 1659 accepts the selected DC sine/cosine input signal and upon receipt of a Convert Command, digitizes the input into a binary coded word. A handshake Data Ready indicates that conversion was completed. No matching of modules is required. Any demodulator module will work with any Digitizer module, thus simplifying spare parts requirements. No calibrations, adjustments or warm-up are required. The number of input channels may be increased by addition additional Demodulator modules.

For a 14 bit version see Series 5209.

For a 10 bit version see Series 5309.

### MULTIPLEXING SEQUENCE

1. Select channel by setting appropriate address logic.
2. Initiate Convert Command.
3. Within the specified max. conversion time, the Data Ready Line will go High indicating that data is ready.
4. Ground Tristate enable to connect outputs to Data Lines.
5. Repeat.



**SPECIFICATIONS**

Resolution: 12 bits

Accuracy:  $\pm 12$  arc minutes

Reference: See Input/Reference Code

Input: See Input/Reference Code

Input Z: 40K min.

Logic: Parallel, positive TTL or CMOS compatible binary coded angle

Output Mode: Tristate. Fan Out: 2 LPTTL Loads. Ground tristate "Enable" to activate outputs.

Conversion Time:  $150 \mu\text{s}$  per channel. (See part number designation)

Dynamic Lag: 40 arc seconds/rpm (400 Hz units)

Convert Command: Positive TTL level pulse of  $5.0 \mu\text{s}$  min width.

Triggers at trailing edge.

Fan In: 1 LPTTL.

Data Ready: A transition from "0" to "1" indicates that conversion is complete and that data is ready. Output stays high and data remains valid until next Convert Start. Fan Out: 2 LPTTL Loads.

Channel Address: 500 ns typical

Channel Access: Random or sequential

Channel Address Logic: 2 Lines

Fan In: 1 LPTTL Load

Isolation: Reference and inputs are transformer isolated.

Power Requirement:  $\pm 15 \text{ VDC} \pm 5\%$  at 60 mA.  $\pm 12 \text{ VDC}$  option is available. $+5 \text{ VDC} \pm 5\%$  at 20 mAOperating Temperature:  $-55^\circ\text{C}$  to  $+85^\circ\text{C}$ Storage Temperature:  $-55^\circ\text{C}$  to  $+105^\circ\text{C}$ 

Grounds: Separate analog and logic grounds are supplied to minimize potential ground loop problems.

Potting: Potting is available for high shock or vibration environments. See part number designation.


Size: 2 Channel Demodulator:  $3.125 \times 3.625 \times .42$ 4 Channel Demodulator:  $3.125 \times 3.625 \times .82$ 4 Channel 50/60 Hz Demodulator:  $3.625 \times 4.750 \times .82$ Digitizer:  $3.125 \times 2.625 \times .42$ 

\*Conversion time can be supplied as low as  $150 \mu\text{s}$ /channel. Good engineering practice however, dictates the use of the maximum conversion time allowed by the system because a longer conversion time enables additional filtering to be added to the converter.


**PART NUMBER DESIGNATION:****DEMODULATOR**

(One required for 4 channels, two for 8 channels, etc.)

\*5210\*-\*\*\*\*\*

**DIGITIZER**

B1659\*-\*\*\*\*\*-\*

**CONVERSION TIME CHART**

DASH #	CONVERT TIME
None	$150 \mu\text{s}$
-1,2	1ms
-3	$250 \mu\text{s}$

**INPUT/REFERENCE CODE:**

Channel 1					Channel 2				Channel 3				Channel 4			
Code	Type	Input (VL-L)	Ref (Vrms)	Freq.	Type	Input (VL-L)	Ref (Vrms)	Freq.	Type	Input (VL-L)	Ref (Vrms)	Freq.	Type	Input (VL-L)	Ref (Vrms)	Freq.
-1	Syn	90	115	400	Syn	90	115	400	Syn	90	115	400	Syn	90	115	400
-2	Syn	11.8	26	400	Syn	11.8	26	400	Syn	11.8	26	400	Syn	11.8	26	400
-3	Syn	11.8	115	400	Syn	11.8	115	400	Syn	11.8	115	400	Syn	11.8	115	400
-4	Syn	90	115	400	Syn	90	115	400	Syn	90	115	400	Syn	90	115	400
-5*	Syn	90	115	50/400	Syn	90	115	50/400	Syn	90	115	50/400	Syn	90	115	50/400
-6	Rsvr	11.8	26	400	Rsvr	11.8	26	400	Syn	11.8	26	400	Syn	11.8	26	400

\*Size increased to  $3.125 \times 4.750 \times .82$ "Reference Voltage Tolerance:  $\pm 10\%$ Frequency Tolerance:  $\pm 10\%$