



March 2009

# FDG6332C\_F085

## 20V N & P-Channel PowerTrench<sup>®</sup> MOSFETs

### Features

- **Q1** 0.7 A, 20V.  $R_{DS(ON)} = 300 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$   
 $R_{DS(ON)} = 400 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$
- **Q2** -0.6 A, -20V.  $R_{DS(ON)} = 420 \text{ m}\Omega @ V_{GS} = -4.5 \text{ V}$   
 $R_{DS(ON)} = 630 \text{ m}\Omega @ V_{GS} = -2.5 \text{ V}$
- Low gate charge
- High performance trench technology for extremely low  $R_{DS(ON)}$
- SC70-6 package: small footprint (51% smaller than SSOT-6); low profile (1mm thick)
- Qualified to AEC Q101
- RoHS Compliant




### General Description

The N & P-Channel MOSFETs are produced using Fairchild Semiconductor's advanced PowerTrench process that has been especially tailored to minimize on-state resistance and yet maintain superior switching performance.


These devices have been designed to offer exceptional power dissipation in a very small footprint for applications where the bigger more expensive TSSOP-8 and SSOP-6 packages are impractical.

### Applications

- DC/DC converter
- Load switch
- LCD display inverter



SC70-6



Complementary

### Absolute Maximum Ratings

$T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Q1	Q2	Units
$V_{DSS}$	Drain-Source Voltage	20	-20	V
$V_{GSS}$	Gate-Source Voltage	$\pm 12$	$\pm 12$	V
$I_D$	Drain Current – Continuous (Note 1)	0.7	-0.6	A
	– Pulsed	2.1	-2	
$P_D$	Power Dissipation for Single Operation (Note 1)	0.3		W
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55 to +150		$^\circ\text{C}$

### Thermal Characteristics

$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient (Note 1)	415	$^\circ\text{C/W}$
-----------------	--	-----	--------------------

### Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
.32	FDG6332C_F085	7"	8mm	3000 units

## Electrical Characteristics

$T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Off Characteristics</b>						
$BV_{DSS}$	Drain–Source Breakdown Voltage	$V_{GS} = 0\text{ V}, I_D = 250\text{ }\mu\text{A}$ $V_{GS} = 0\text{ V}, I_D = -250\text{ }\mu\text{A}$	<b>Q1</b> 20 <b>Q2</b> –20			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$ , Ref. to $25^\circ\text{C}$ $I_D = -250\text{ }\mu\text{A}$ , Ref. to $25^\circ\text{C}$	<b>Q1</b> <b>Q2</b>	14 –14		mV/ $^\circ\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 16\text{ V}, V_{GS} = 0\text{ V}$ $V_{DS} = -16\text{ V}, V_{GS} = 0\text{ V}$	<b>Q1</b> <b>Q2</b>		1 –1	$\mu\text{A}$
$I_{GSSF} / I_{GSSR}$	Gate–Body Leakage, Forward	$V_{GS} = \pm 12\text{ V}, V_{DS} = 0\text{ V}$			$\pm 100$	nA
$I_{GSSF} / I_{GSSR}$	Gate–Body Leakage, Reverse	$V_{GS} = \pm 12\text{ V}, V_{DS} = 0\text{ V}$			$\pm 100$	nA

## On Characteristics (Note 2)

$V_{GS(th)}$	Gate Threshold Voltage	<b>Q1</b>	$V_{DS} = V_{GS}, I_D = 250\text{ }\mu\text{A}$	0.6	1.1	1.5	V
		<b>Q2</b>	$V_{DS} = V_{GS}, I_D = -250\text{ }\mu\text{A}$	–0.6	–1.2	–1.5	
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	<b>Q1</b>	$I_D = 250\text{ }\mu\text{A}$ , Ref. To $25^\circ\text{C}$		–2.8		mV/ $^\circ\text{C}$
		<b>Q2</b>	$I_D = -250\text{ }\mu\text{A}$ , Ref. to $25^\circ\text{C}$		3		
$R_{DS(on)}$	Static Drain–Source On–Resistance	<b>Q1</b>	$V_{GS} = 4.5\text{ V}, I_D = 0.7\text{ A}$		180	300	m $\Omega$
			$V_{GS} = 2.5\text{ V}, I_D = 0.6\text{ A}$		293	400	
			$V_{GS} = 4.5\text{ V}, I_D = 0.7\text{ A}, T_J = 125^\circ\text{C}$		247	442	
		<b>Q2</b>	$V_{GS} = -4.5\text{ V}, I_D = -0.6\text{ A}$ $V_{GS} = -2.5\text{ V}, I_D = -0.5\text{ A}$ $V_{GS} = -4.5\text{ V}, I_D = -0.6\text{ A}, T_J = 125^\circ\text{C}$		300 470 400	420 630 700	
$g_{FS}$	Forward Transconductance	<b>Q1</b>	$V_{DS} = 5\text{ V}, I_D = 0.7\text{ A}$		2.8		S
		<b>Q2</b>	$V_{DS} = -5\text{ V}, I_D = -0.6\text{ A}$		1.8		
$I_{D(on)}$	On–State Drain Current	<b>Q1</b>	$V_{GS} = 4.5\text{ V}, V_{DS} = 5\text{ V}$	1			A
		<b>Q2</b>	$V_{GS} = -4.5\text{ V}, V_{DS} = -5\text{ V}$	–2			

## Dynamic Characteristics

$C_{iss}$	Input Capacitance	<b>Q1</b>	$V_{DS} = 10\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$		113		pF
		<b>Q2</b>	$V_{DS} = -10\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$		114		
$C_{oss}$	Output Capacitance	<b>Q1</b>	$V_{DS} = 10\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$		34		pF
		<b>Q2</b>	$V_{DS} = -10\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$		24		
$C_{rss}$	Reverse Transfer Capacitance	<b>Q1</b>	$V_{DS} = 10\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$		16		pF
		<b>Q2</b>	$V_{DS} = -10\text{ V}, V_{GS} = 0\text{ V}, f = 1.0\text{ MHz}$		9		

## Switching Characteristics (Note 2)

$t_{d(on)}$	Turn–On Delay Time	<b>Q1</b>	For <b>Q1</b> : $V_{DS} = 10\text{ V}, I_D = 1\text{ A}$ $V_{GS} = 4.5\text{ V}, R_{GEN} = 6\text{ }\Omega$ For <b>Q2</b> : $V_{DS} = -10\text{ V}, I_D = -1\text{ A}$ $V_{GS} = -4.5\text{ V}, R_{GEN} = 6\text{ }\Omega$		5	10	ns
		<b>Q2</b>			5.5	11	
$t_r$	Turn–On Rise Time	<b>Q1</b>			7	15	ns
		<b>Q2</b>			14	25	
$t_{d(off)}$	Turn–Off Delay Time	<b>Q1</b>			9	18	ns
		<b>Q2</b>			6	12	
$t_f$	Turn–Off Fall Time	<b>Q1</b>			1.5	3	ns
		<b>Q2</b>			1.7	3.4	
$Q_g$	Total Gate Charge	<b>Q1</b>	For <b>Q1</b> : $V_{DS} = 10\text{ V}, I_D = 0.7\text{ A}$ $V_{GS} = 4.5\text{ V}, R_{GEN} = 6\text{ }\Omega$ For <b>Q2</b> : $V_{DS} = -10\text{ V}, I_D = -0.6\text{ A}$ $V_{GS} = -4.5\text{ V}, R_{GEN} = 6\text{ }\Omega$		1.1	1.5	nC
		<b>Q2</b>			1.4	2	
$Q_{gs}$	Gate–Source Charge	<b>Q1</b>			0.24		nC
		<b>Q2</b>			0.3		
$Q_{gd}$	Gate–Drain Charge	<b>Q1</b>			0.3		nC
		<b>Q2</b>			0.4		

**Electrical Characteristics**

$T_A = 25^\circ\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
<b>Drain–Source Diode Characteristics and Maximum Ratings</b>						
$I_S$	Maximum Continuous Drain–Source Diode Forward Current	Q1			0.25	A
		Q2			–0.25	
$V_{SD}$	Drain–Source Diode Forward Voltage	Q1	$V_{GS} = 0\text{ V}, I_S = 0.25\text{ A}$ (Note 2)	0.74	1.2	V
		Q2	$V_{GS} = 0\text{ V}, I_S = -0.25\text{ A}$ (Note 2)	–0.77	–1.2	

- Notes:**
1.  $R_{\theta JA}$  is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta JA}$  is determined by the user's board design.  $R_{\theta JA} = 415^\circ\text{C/W}$  when mounted on a minimum pad of FR-4 PCB in a still air environment.
2. Pulse Test: Pulse Width < 300 $\mu\text{s}$ , Duty Cycle < 2.0%

Typical Characteristics: N-Channel




Figure 1. On-Region Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 3. On-Resistance Variation with Temperature.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.




Figure 5. Transfer Characteristics.




Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

## Typical Characteristics: N-Channel




Figure 7. Gate Charge Characteristics.




Figure 8. Capacitance Characteristics.




Figure 9. Maximum Safe Operating Area.




Figure 10. Single Pulse Maximum Power Dissipation.

Typical Characteristics: P-Channel




Figure 11. On-Region Characteristics.




Figure 12. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 13. On-Resistance Variation with Temperature.




Figure 14. On-Resistance Variation with Gate-to-Source Voltage.




Figure 15. Transfer Characteristics.




Figure 16. Body Diode Forward Voltage Variation with Source Current and Temperature.

## Typical Characteristics: P-Channel




Figure 17. Gate Charge Characteristics.




Figure 18. Capacitance Characteristics.




Figure 19. Maximum Safe Operating Area.




Figure 20. Single Pulse Maximum Power Dissipation.




Figure 21. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1.  
Transient thermal response will change depending on the circuit board design.



## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Auto-SPM™	F-PFS™	PowerTrench®	The Power Franchise®
Build it Now™	FRFET®	PowerXS™	the power™
CorePLUS™	Global Power Resource™	Programmable Active Droop™	franchise
CorePOWER™	Green FPS™	QFET®	TinyBoost™
CROSSVOL™	Green FPS™ e-Series™	QS™	TinyBuck™
CTL™	Gmax™	Quiet Series™	TinyLogic®
Current Transfer Logic™	GTO™	RapidConfigure™	TINYOPTO™
EcoSPARK®	IntelliMAX™	™	TinyPower™
EfficientMax™	ISOPANAR™	Saving our world, 1mW/W/kW at a time™	TinyPWM™
EZSWITCH™*	MegaBuck™	SmartMax™	TinyWire™
™*	MICROCOUPLER™	SMART START™	TriFault Detect™
™	MicroFET™	SPM®	TRUECURRENT™*
Fairchild®	MicroPak™	STEALTH™	μSerDes™
Fairchild Semiconductor®	MillerDrive™	SuperFET™	SerDes™
FACT Quiet Series™	MotionMax™	SuperSOT™-3	UHC®
FACT®	Motion-SPM™	SuperSOT™-6	Ultra FRFET™
FAST®	OPTOLOGIC®	SuperSOT™-8	UniFET™
FastvCore™	OPTOPLANAR®	SupreMOS™	VCX™
FETBench™	™	SyncFET™	VisualMax™
FlashWriter®*	PDP SPM™	Sync-Lock™	XS™
FPS™	Power-SPM™	SYSTEM GENERAL®*	

\* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, [www.fairchildsemi.com](http://www.fairchildsemi.com), under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

## PRODUCT STATUS DEFINITIONS

### Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I40