

LM388 1.5W Audio Power Amplifier

©1995 National Semiconductor Corporation TL/H/7846

RRD-B30M115/Printed in U. S. A.

<b>Absolute Maximum Rati</b>	ngs			
If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.		Operating Temperature	$0^{\circ}C$ to $+70^{\circ}C$	
		Junction Temperature	150°C 260°C	
		Lead Temperature (Soldering, 10 sec.)		
Supply Voltage	15V	Thermal Resistance		
Package Dissipation 14-Pin DIP (Note 1)	8.3W	$\theta_{\rm JC}$	30°C/W	
Input Voltage	$\pm 0.4V$	$\theta_{JA}$	79°C/W	
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$			

## **Electrical Characteristics** $T_A = 25^{\circ}C$ , (Figure 1)


Symbol	Parameter	Conditions	Min	Тур	Max	Units
VS	Operating Supply Voltage LM388		4		12	V
ΙQ	Quiescent Current LM388	$V_{IN} = 0$ $V_S = 12V$		16	23	mA
P <sub>OUT</sub>	Output Power (Note 2) LM388N-1	$ \begin{array}{l} {\sf R1} = {\sf R2} = 180\Omega, {\sf THD} = 10\% \\ {\sf V}_S = 12V, {\sf R}_L = 8\Omega \\ {\sf V}_S = 6V, {\sf R}_L = 4\Omega \end{array} $	1.5 0.6	2.2 0.8		w w
A <sub>V</sub>	Voltage Gain	$V_S = 12V$ , f = 1 kHz 10 $\mu$ F from Pins 2 to 6	23	26 46	30	dB dB
BW	Bandwidth	$V_{S} = 12V$ , Pins 2 and 6 Open		300		kHz
THD	Total Harmonic Distortion	$V_S = 12V, R_L = 8\Omega, P_{OUT} = 500 \text{ mW},$ f = 1 kHz, Pins 2 and 6 Open		0.1	1	%
PSRR	Power Supply Rejection Ratio (Note 3)	$V_S = 12V$ , f = 1 kHz, $C_{BYPASS} = 10 \mu F$ , Pins 2 and 6 Open, Referred to Output		50		dB
R <sub>IN</sub>	Input Resistance		10	50		kΩ
IBIAS	Input Bias Current	$V_{S} = 12V$ , Pins 7 and 8 Open		250		nA


Note 1: Pins 3, 4, 5, 10, 11, 12 at 25°C. Derate at 15°C/W above 25°C case.

Note 2: The amplifier should be in high gain for full swing on higher supplies due to input voltage limitations.

Note 3: If load and bypass capacitor are returned to V<sub>S</sub> (Figure 2), rather than ground (Figure 1), PSRR is typically 30 dB.

## **Typical Performance Characteristics**





## **Application Hints**

### GAIN CONTROL

To make the LM388 a more versatile amplifier, two pins (2 and 6) are provided for gain control. With pins 2 and 6 open, the 1.35 k $\Omega$  resistor sets the gain at 20 (26 dB). If a capacitor is put from pins 2 to 6, bypassing the 1.35 k $\Omega$  resistor, the gain will go up to 200 (46 dB). If a resistor is placed in series with the capacitor, the gain can be set to any value from 20 to 200. A low frequency pole in the gain response is caused by the capacitor working against the external resistor is eliminated and a resistor connects pins 2 to 6 then the

output dc level may shift due to the additional dc gain. Gain control can also be done by capacitively coupling a resistor (or FET) from pin 6 to ground, as in *Figure 7*.

Additional external components can be placed in parallel with the internal feedback resistors to tailor the gain and frequency response for individual applications. For example, we can compensate poor speaker bass response by frequency shaping the feedback path. This is done with a series RC from pin 6 to 13 (paralleling the internal 15  $k\Omega$  resistor). For 6 dB effective bass boost:  $R \cong 15 \ k\Omega$ , the lowest value for good stable operation is  $R = 10 \ k\Omega$  if pin 2

#### Application Hints (Continued)

is open. If pins 2 and 6 are bypassed then R as low as 2 k $\Omega$ can be used. This restriction is because the amplifier is only compensated for closed-loop gains greater than 9 V/V.

#### INPUT BIASING

The schematic shows that both inputs are biased to ground with a 50 k $\Omega$  resistor . The base current of the input transistors is about 250 nA, so the inputs are at about 12.5 mV when left open. If the dc source resistance driving the LM388 is higher than 250  $k\Omega$  it will contribute very little additional offset (about 2.5 mV at the input, 50 mV at the output). If the dc source resistance is less than 10 k $\Omega$ , then shorting the unused input to ground will keep the offset low (about 2.5 mV at the input, 50 mV at the output). For dc source resistances between these values we can eliminate excess offset by putting a resistor from the unused input to ground, equal in value to the dc source resistance. Of course all offset problems are eliminated if the input is capacitively coupled.

When using the LM388 with higher gains (bypassing the 1.35 k $\Omega$  resistor between pins 2 and 6) it is necessary to bypass the unused input, preventing degradation of gain and possible instabilities. This is done with a 0.1  $\mu$ F capacitor or a short to ground depending on the dc source resistance on the driven input.

#### BOOTSTRAPPING

The base of the output transistor of the LM388 is brought out to pin 9 for Bootstrapping. The output stage of the amplifier during positive swing is shown in Figure 3 with its external circuitry.

R1 + R2 set the amount of base current available to the output transistor. The maximum output current divided by

### **Typical Applications**



$$(R1 + R2) = \beta_0 \frac{(V_S/2) - V_{BE}}{I_{O MAX}}$$

Good design values are  $V_{BE} = 0.7V$  and  $\beta_O = 100$ . Example: 1 watt into  $8\Omega$  load with  $V_S = 12V$ .

$$I_{O MAX} = \sqrt{\frac{2 P_O}{R_L}} = 500 \text{ mA}$$
$$(R1 + R2) = 100 \left(\frac{(12/2) - 0.7}{0.5}\right) = 1060\Omega$$

To keep the current in R2 constant during positive swing capacitor C<sub>B</sub> is added. As the output swings positive C<sub>B</sub> lifts R1 and R2 above the supply, maintaining a constant voltage across R2. To minimize the value of  $C_B$ , R1 = R2. The pole due to C<sub>B</sub> and R1 and R2 is usually set equal to the pole due to the output coupling capacitor and the load. This gives:

$$C_{B} \cong \frac{4C_{c}}{\beta_{O}} \cong \frac{C_{c}}{25}$$


Example: for 100 Hz pole and RL = 8Ω; C\_c = 200  $\mu\text{F}$  and  $C_B = 8 \ \mu$ F, if R1 is made a diode and R2 increased to give the same current, CB can be decreased by about a factor of 4, as in Figure 4.


For reduced component count the load can replace R1. The value of (R1 + R2) is the same, so R2 is increased. Now C<sub>B</sub> is both the coupling and the bootstrapping capacitor (see Figure 2).


250µF


0.05µF

TL/H/7846-4









National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications