FAIRCHILD

SEMICONDUCTOR

74LVX161284A Low Voltage IEEE 161284 Translating Transceiver

General Description

The LVX161284A contains eight bidirectional data buffers and eleven control/status buffers to implement a full IEEE 1284 compliant interface. The device supports the IEEE 1284 standard, with the exception of output slew rate, and is intended to be used in an Extended Capabilities Port mode (ECP). The pinout allows for easy connection from the Peripheral (A-side) to the Host (cable side).

Outputs on the cable side can be configured to be either open drain or high drive (\pm 14 mA) and are connected to a separate power supply pin (V_{CC}—cable) to allow these outputs to be driven by a higher supply voltage than the A-side. The pull-up and pull-down series termination resistance of these outputs on the cable side is optimized to drive an external cable. In addition, all inputs (except HLH) and outputs on the cable side contain internal pull-up resistors connected to the V_{CC}—cable supply to provide proper termination and pull-ups for open drain mode.

Outputs on the Peripheral side are standard low-drive CMOS outputs designed to interface with 3V logic. The DIR input controls data flow on the A_1-A_8/B_1-B_8 transceiver pins.

Features

Supports IEEE 1284 Level 1 and Level 2 signaling standards for bidirectional parallel communications between personal computers and printing peripherals with the exception of output slew rate

June 1999


Revised November 2000

- Translation capability allows outputs on the cable side to interface with 5V signals
- All inputs have hysteresis to provide noise margin
- B and Y output resistance optimized to drive external cable
- B and Y outputs in high impedance mode during power down
- Inputs and outputs on cable side have internal pull-up resistors
- Flow-through pin configuration allows easy interface between the "Peripheral and Host"
- Replaces the function of two (2) 74ACT1284 devices

Ordering Code

Order Number	Package Number	Package Description			
74LVX161284AMTD	74LVX161284AMTD MTD48 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide				
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.					


Connection Diagram



Pin Descriptions

Pin Names	Description	
HD	High Drive Enable Input (Active HIGH)	
DIR	Direction Control Input	
A ₁ -A ₈	Inputs or Outputs	
B ₁ –B ₈	Inputs or Outputs	
A ₉ -A ₁₃	Inputs	
Y ₉ -Y ₁₃	Outputs	
A ₁₄ –A ₁₇	Outputs	
C ₁₄ -C ₁₇	Inputs	
PLH _{IN}	Peripheral Logic HIGH Input	
PLH	Peripheral Logic HIGH Output	
HLHIN	Host Logic HIGH Input	
HLH	Host Logic HIGH Output	
	•	

查询"74LVX161284AMTDX"供应商



Absolute Maximum Rati	ngs(Note 3)	Recommended Operating Conditions		
Supply Voltage				
V _{CC}	-0.5V to +4.6V	Supply Voltage		
V _{CC} —Cable	-0.5V to +7.0V	V _{CC}	3.0V to 3.6\	
$V_{CC-Cable}$ Must Be $\geq V_{CC}$		V _{CC} —Cable	3.0V to 5.5\	
nput Voltage (V _I)—(Note 4)		DC Input Voltage (VI)	0V to V _C	
A ₁ –A ₁₃ , PLH _{IN} , DIR, HD	$-0.5V$ to $V_{CC} + 0.5V$	Open Drain Voltage (V _O)	0V to 5.5\	
B ₁ -B ₈ , C ₁₄ -C ₁₇ , HLH _{IN}	-0.5V to +5.5V (DC)	Operating Temperature (T _A)	-40°C to +85°C	
B ₁ –B ₈ , C ₁₄ –C ₁₇ , HLH _{IN}	-2.0V to +7.0V*			
	*40 ns Transient			
Dutput Voltage (V _O)				
A ₁ -A ₈ , A ₁₄ -A ₁₇ , HLH	–0.5V to V _{CC} +0.5V			
B ₁ –B ₈ , Y ₉ –Y ₁₃ , PLH	-0.5V to +5.5V (DC)			
B ₁ –B ₈ , Y ₉ –Y ₁₃ , PLH	-2.0V to +7.0V*			
	*40 ns Transient			
DC Output Current (I _O)				
A ₁ –A ₈ , HLH	±25 mA			
B ₁ -B ₈ , Y ₉ -Y ₁₃	±50 mA			
PLH (Output LOW)	84 mA			
PLH (Output HIGH)	–50 mA			
nput Diode Current (I _{IK})—(Note 4) DIR, HD, A ₉ –A ₁₃ , PLH, HLH, C ₁₄ –C ₁₇	–20 mA			
Dutput Diode Current (I _{OK})				
A ₁ -A ₈ , A ₁₄ -A ₁₇ , HLH	±50 mA	Note 3: Absolute Maximum continuous ratings are	those values beyond	
B ₁ -B ₈ , Y ₉ -Y ₁₃ , PLH -5		which damage to the device may occur. Exposure to these conditio		
DC Continuous V _{CC} or Ground Current	±200 mA	conditions beyond those indicated may adversely a Functional operation under absolute maximum ra		
Storage Temperature	$-65^{\circ}C$ to $+150^{\circ}C$	implied.		
ESD (HBM) Last Passing Voltage	2000V	Note 4: Either voltage limit or current limit is sufficien	t to protect inputs.	

DC Electrical Characteristics

Symbol	Parameter		V _{CC} (V)	V _{CC—Cable} (V)	$T_A = -40^{\circ}C$ to +85°C Guaranteed Limits	Units	Conditions
V _{IK}	Input Clamp Diode Voltage		3.0	3.0	-1.2	V	I _i = -18 mA
V _{IH}	Minimum	A _n , B _n , PLH _{IN} , DIR, HD	3.0-3.6	3.0-5.5	2.0		
	HIGH Level	C _n	3.0-3.6	3.0-5.5	2.3	V	
	Input Voltage	HLH _{IN}	3.0-3.6	3.0-5.5	2.6		
V _{IL}	Maximum	A _n , B _n , PLH _{IN} , DIR, HD	3.0-3.6	3.0-5.5	0.8		
	LOW Level	C _n	3.0-3.6	3.0-5.5	0.8	V	
	Input Voltage	HLH _{IN}	3.0-3.6	3.0-5.5	1.6		
ΔV _T	Minimum Input	A _n , B _n , PLH _{IN} , DIR, HD	3.3	5.0	0.4		$V_{T}^{+}-V_{T}^{-}$
	Hysteresis	C _n	3.3	5.0	0.8	V	$V_{T}^{+}-V_{T}^{-}$
		HLH _{IN}	3.3	5.0	0.2		$V_{T}^{+}-V_{T}^{-}$
V _{он}	Minimum HIGH	A _n , HLH	3.0	3.0	2.8		$I_{OH} = -50 \ \mu A$
	Level Output		3.0	3.0	2.4		$I_{OH} = -4 \text{ mA}$
	Voltage	B _n , Y _n	3.0	3.0	2.0	V	$I_{OH} = -14 \text{ mA}$
		B _n , Y _n	3.0	4.5	2.23		$I_{OH} = -14 \text{ mA}$
		PLH	3.15	3.15	3.1		I _{OH} = -500 μA

74LVX161284A

				V _{CC}	V _{CC} _Cable	$T_{A}=-40^{\circ}C$ to $+85^{\circ}C$		
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	Symbol	Para	ameter				Units	Condition
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	Vol	Maximum LOW	A _n , HLH			0.2		I _{OL} = 50 μA
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$		Level Output		3.0	3.0	0.4		$I_{OL} = 4 \text{ mA}$
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Voltage	B _n , Y _n	3.0	3.0	0.8		I _{OL} = 14 mA
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			B _n , Y _n	3.0	4.5	0.77	V	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$			PLH	3.0	3.0	0.95		$I_{OL} = 84 \text{ mA}$
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$			PLH	3.0	4.5	0.9		$I_{OL} = 84 \text{ mA}$
$ \begin{array}{ $	R _D	Maximum Output	B ₁ –B ₈ , Y ₉ –Y ₁₃	3.3	3.3	60		(Niete E)(Niete Z
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Impedance		3.3	5.0	55	0	(NOLE 5)(NOLE /
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Minimum Output	B ₁ -B ₈ , Y ₉ -Y ₁₃	3.3	3.3	30	52	(Noto 5)(Noto 7
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		Impedance		3.3	5.0	35		(NOLE 3)(NOLE 7
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	R _P	Maximum Pull-Up		3.3	3.3	1650		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Resistance	C ₁₄ -C ₁₇	3.3	5.0	1650	0	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Minimum Pull-Up	B ₁ –B ₈ , Y ₉ –Y ₁₃	3.3	3.3	1150	32	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$		Resistance		3.3	5.0	1150		
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	IIH	Maximum Input	A ₉ –A ₁₃ , PLH _{IN} ,	36	3.6	1.0		$V_{I} = 3.6V$
$\begin{array}{ c c c c c c c c c c c c c c c c c c c$		Current in		0.0	0.0	1.0	цΑ	
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		HIGH State		3.6	3.6	50.0	μι	$V_{I} = 3.6V$
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				3.6	5.5	100		$V_I = 5.5V$
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	IIL		• •• ••	3.6	3.6	-1.0	uА	$V_{1} = 0.0V$
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$								•
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $		LOW State						
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$								
$ \begin{array}{ c c c c c c c c } \hline & & & & & & & & & & & & & & & & & & $	I _{OZH}						•	-
$ \begin{array}{c c c c c c c c c c c c c c c c c c c $							•	0
$ \begin{array}{ c c c c c c c c c } \hline Output Disable & \hline B_1-B_8 & 3.6 & 3.6 & -3.5 & mA \\ \hline Current (LOW) & \hline B_1-B_8 & 3.6 & 5.5 & -5.0 & mA \\ \hline I_{OFF} & Power Down & B_1-B_8, Y_9-Y_{13}. & 0.0 & 0.0 & 100 & \muA & V_0 = 5.5V \\ \hline I_{OFF} & Power Down & C_{14}-C_{17}, HLH_{IN} & 0.0 & 0.0 & 100 & \muA & V_1 = 5.5V \\ \hline I_{OFF}-ICC & Power Down & Leakage & 0.0 & 0.0 & 0.0 & 0.0 & 0.0 & 0.0 \\ \hline I_{OFF}-ICC & Power Down & 0.0 & 0.0 & 0.0 & 0.0 & 0.0 & 0.0 & 0.0 \\ \hline I_{OFF}-ICC & Power Down & 0.0 &$								
$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$	I _{OZL}					-	•	$V_{O} = 0.0V$
Output LeakagePLH0.00.0100 μA $V_0 = 5.5V$ IoFFPower Down Input Leakage $C_{14}-C_{17}$, HLH IN0.00.0100 μA $V_1 = 5.5V$ IoFF-ICCPower Down Leakage to V _{CC} 0.00.00.0250 μA (Note 6)		, ,		3.6	5.5	-5.0	mA	
Output Leakage PLH Image of the state o	I _{OFF}		1 0 0 10	0.0	0.0	100	μA	$V_{0} = 5.5V$
$\begin{array}{c c c c c c c c c c c c c c c c c c c $	 		PLH					-
I _{OFF-ICC} PowerDown 0.0 0.0 250 μA (Note 6) Iors powerDown powerDow	I _{OFF}		C ₁₄ -C ₁₇ , HLH _{IN}	0.0	0.0	100	μA	$V_{I} = 5.5V$
Leakage to V_{CC} 0.0 0.0 250 μ A (Note 6)								
Loss Jose Power Down Leakage	IOFF-ICC			0.0	0.0	250	μA	(Note 6)
I _{OFF-ICC2} Power Down Leakage							•	
to V _{CC-Cable}	IOFF-ICC2	•		0.0	0.0	250	μA	(Note 6)
	I _{CC}	Maximum Supply		3.6	3.6	45	mA	$V_I = V_{CC}$ or GN

Note 5: Output impedance is measured with the output active LOW and active HIGH (HD = HIGH).

Note 6: Power-down leakage to V_{CC} or $V_{CC-Cable}$ is tested by simultaneously forcing all pins on the cable-side (B₁-B₈, Y₉-Y₁₃, PLH, C₁₄-C₁₇ and HLH_{IN}) to 5.5V and measuring the resulting I_{CC} or I_{CC-Cable}.

Note 7: This parameter is guaranteed but not tested, characterized only.

		T _A = -40°0	C to + 85°C		
0	Barrantar	$V_{CC} = 3$.0V–3.6V	ll stra	Figure
Symbol	Parameter	V _{CC-Cable}	Units	Number	
		Min	Max		
t _{PHL}	A ₁ -A ₈ to B ₁ -B ₈	1.0	8.5	ns	Figure 1
t _{PLH}	A ₁ -A ₈ to B ₁ -B ₈	1.0	8.5	ns	Figure 2
t _{PHL}	B ₁ -B ₈ to A ₁ -A ₈	1.0	14.0	ns	Figure 3
t _{PLH}	B ₁ -B ₈ to A ₁ -A ₈	1.0	14.0	ns	Figure 3
t _{PHL}	A ₉ -A ₁₃ to Y ₉ -Y ₁₃	1.0	8.5	ns	Figure 1
t _{PLH}	A ₉ -A ₁₃ to Y ₉ -Y ₁₃	1.0	8.5	ns	Figure 2
t _{PHL}	C ₁₄ -C ₁₇ to A ₁₄ -A ₁₇	1.0	10.0	ns	Figure 3
t _{PLH}	C ₁₄ -C ₁₇ to A ₁₄ -A ₁₇	1.0	10.0	ns	Figure 3
t _{SKEW}	LH-LH or HL-HL		2.0	ns	(Note 8)
t _{PHL}	PLH _{IN} to PLH	1.0	8.5	ns	Figure 1
t _{PLH}	PLH _{IN} to PLH	1.0	8.5	ns	Figure 2
t _{PHL}	HLH _{IN} to HLH	1.0	10.0	ns	Figure 3
t _{PLH}	HLH _{IN} to HLH	1.0	12.0	ns	Figure 3
t _{PHZ}	Output Disable Time	1.0	10.0		Figure 4
t _{PLZ}	DIR to A ₁ -A ₈	1.0	10.0	ns	Figure 4
t _{PZH}	Output Enable Time	1.0	10.0	ns	Figure 5
t _{PZL}	DIR to A ₁ -A ₈	1.0	10.0	115	Figure 5
t _{PHZ}	Output Disable Time	1.0	13.0		Figure 6
t _{PLZ}	DIR to B ₁ –B ₈	1.0	10.0	ns	Figure 6
t _{pEN}	Output Enable Time	1.0		ns	Figure 2
	HD to B ₁ -B ₈ , Y ₉ -Y ₁₃	1.0	8.0		
t _{pDIS}	Output Disable Time	1.0	12.0	ns	Figure 2

74LVX161284A

Note 8: t_{SKEW} is measured for common edge output transitions and compares the measured propagation delay for a given path type:

(i) $A_1\text{--}A_8$ to $B_1\text{--}B_8,\,A_9\text{--}A_{13}$ to $Y_9\text{--}Y_{13}$

(ii) B₁-B₈ to A₁-A₈


(iii) C₁₄-C₁₇ to A₁₄-A₁₇


Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	3	pF	$V_{CC} = 0.0V$ (HD, DIR, A_9 - A_{13} , C_{14} - C_{17} , PLH _{IN} and HLH _{IN})
C _{I/O} (Note 9)	I/O Pin Capacitance	5	pF	$V_{CC} = 3.3V$

Note 9: $C_{I/O}$ is measured at frequency = 1 MHz, per MIL-STD-883B, Method 3012


查询"74LVX161284AMTDX"供应商






74LVX161284A

查询"74LVX161284AMTDX"供应商





74LVX161284A Low Voltage IEEE 161284 Translating Transceive