#### FAIRCHILD

SEMICONDUCTOR

# 74LVTH16500

# Low Voltage 18-Bit Universal Bus Transceivers with Bushold and 3-STATE Outputs

#### **General Description**

The LVTH16500 is an 18-bit universal bus transceiver combining D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.

Data flow in <u>each</u> direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs.

The LVTH16500 data inputs include bushold, eliminating the need for external pull-up resistors to hold unused inputs.

The transceiver is designed for low voltage (3.3V)  $V_{\rm CC}$  applications, but with the capability to provide a TTL interface to a 5V environment. The LVTH16500 is fabricated with an advanced BiCMOS technology to achieve high speed operation similar to 5V ABT while maintaining low power dissipation.

#### Features

 $\blacksquare$  Input and output interface capability to systems at 5V V\_{CC}

March 2001

Revised August 2001

- Bushold data inputs eliminate the need for external pull-up resistors to hold unused inputs
- Live insertion/extraction permitted
- Power up/down high impedance provides glitch-free bus loading
- Outputs source/sink –32 mA/+64 mA
- Functionally compatible with the 74 series 16500
- ESD Performance:
- Human-Body Model > 2000V Machine Model > 200V
- Charged-Device Model > 1000V ■ Also packaged in plastic Fine
- Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA) (Preliminary)

#### **Ordering Code:**

| Order Number               | Package Number          | Package Description  |
|----------------------------|-------------------------|--|
| 74LVTH16500GX<br>(Note 1)  | BGA54A<br>(Preliminary) | 54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide<br>[TAPE and REEL] |
| 74LVTH16500MEA<br>(Note 2) | MS56A                   | 56-Lead Shrink Small Outline Package (SSOP), JEDEC MO-118, 0.300" Wide                 |
| 74LVTH16500MTD<br>(Note 2) | MTD56                   | 56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide            |

Note 1: BGA package available in Tape and Reel only.

Note 2: Devices also available in Tape and Reel. Specify by appending the suffix "X" to the ordering code.


© 2001 Fairchild Semiconductor Corporation DS012447

**Connection Diagrams** 

# 74LVTH16500

| Pin Assignment for SSOP and TSSOP |          |                   |  |  |
|-----------------------------------|----------|-------------------|--|--|
| 1                                 | <u> </u> | 1                 |  |  |
| OEAB —                            | 1 56     | — GND             |  |  |
| LEAB —                            | 2 55     | - CLKAB           |  |  |
| A1 —                              | 3 54     | — B <sub>1</sub>  |  |  |
| GND —                             | 4 53     | — GND             |  |  |
| A2 -                              | 5 52     | — В <sub>2</sub>  |  |  |
| A3 -                              | 6 51     | — в <sub>з</sub>  |  |  |
| v <sub>cc</sub> —                 | 7 50     | -v <sub>cc</sub>  |  |  |
| A4                                | 8 49     | — В <sub>4</sub>  |  |  |
| A5 —                              | 9 48     | — В <sub>5</sub>  |  |  |
| A <sub>6</sub> —                  | 10 47    | — В <sub>6</sub>  |  |  |
| gnd —                             | 11 46    | — GND             |  |  |
| A <sub>7</sub> —                  | 12 45    | — В <sub>7</sub>  |  |  |
| A <sub>8</sub> —                  | 13 44    | — В <sub>8</sub>  |  |  |
| A9 —                              | 14 43    | — В <sub>9</sub>  |  |  |
| A <sub>10</sub> —                 | 15 42    | - B <sub>10</sub> |  |  |
| A <sub>11</sub>                   | 16 41    | — B <sub>11</sub> |  |  |
| A <sub>12</sub> -                 | 17 40    | -B <sub>12</sub>  |  |  |
| GND —                             | 18 39    | — GND             |  |  |
| A <sub>13</sub> —                 | 19 38    | -B <sub>13</sub>  |  |  |
| A <sub>14</sub> —                 | 20 37    | - B <sub>14</sub> |  |  |
| A <sub>15</sub> —                 | 21 36    | - B <sub>15</sub> |  |  |
| v <sub>cc</sub> —                 | 22 35    | -v <sub>cc</sub>  |  |  |
| A <sub>16</sub> —                 | 23 34    | - B <sub>16</sub> |  |  |
| A <sub>17</sub> —                 | 24 33    | - B <sub>17</sub> |  |  |
| GND —                             | 25 32    | - GND             |  |  |
| A <sub>18</sub> -                 | 26 31    | - B <sub>18</sub> |  |  |
| OEBA —                            | 27 30    | - CLKBA           |  |  |
| LEBA —                            | 28 29    | — GND             |  |  |
|                                   |          | 1                 |  |  |

#### Pin Assignment for FBGA



(Top Thru View)

#### **Pin Descriptions**

| Pin Names                       | Description                            |
|---------------------------------|--|
| A <sub>1</sub> -A <sub>18</sub> | Data Register A Inputs/3-STATE Outputs |
| B <sub>1</sub> -B <sub>18</sub> | Data Register B Inputs/3-STATE Outputs |
| CLKAB, CLKBA                    | Clock Pulse Inputs                     |
| LEAB, LEBA                      | Latch Enable Inputs                    |
| OEAB, OEBA                      | Output Enable Inputs                   |

#### **FBGA Pin Assignments**

|   | 1               | 2               | 3               | 4               | 5               | 6               |
|---|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|
| Α | A <sub>2</sub>  | A <sub>1</sub>  | OEAB            | GND             | B <sub>1</sub>  | B <sub>2</sub>  |
| В | A <sub>4</sub>  | A <sub>3</sub>  | LEAB            | CLKAB           | B <sub>3</sub>  | B <sub>4</sub>  |
| С | A <sub>6</sub>  | A <sub>5</sub>  | V <sub>CC</sub> | V <sub>CC</sub> | В <sub>5</sub>  | B <sub>6</sub>  |
| D | A <sub>8</sub>  | A <sub>7</sub>  | GND             | GND             | B <sub>7</sub>  | B <sub>8</sub>  |
| Е | A <sub>10</sub> | A <sub>9</sub>  | GND             | GND             | B <sub>9</sub>  | B <sub>10</sub> |
| F | A <sub>12</sub> | A <sub>11</sub> | GND             | GND             | В <sub>11</sub> | B <sub>12</sub> |
| G | A <sub>14</sub> | A <sub>13</sub> | V <sub>CC</sub> | V <sub>CC</sub> | B <sub>13</sub> | B <sub>14</sub> |
| н | A <sub>16</sub> | A <sub>15</sub> | OEAB            | CLKBA           | B <sub>15</sub> | B <sub>16</sub> |
| J | A <sub>17</sub> | A <sub>18</sub> | LEBA            | GND             | B <sub>18</sub> | B <sub>17</sub> |

#### Function Table (Note 3)

|                | Inp       | outs         |                | Output   |
|----------------|-----------|--------------|----------------|--|
| OEAB           | LEAB      | CLKAB        | A <sub>n</sub> | Bn   |
| L              | Х         | Х            | Х              | Z  |
| н              | н         | Х            | L              | L  |
| н              | н         | Х            | н              | н  |
| н              | L         | $\downarrow$ | L              | L  |
| н              | L         | $\downarrow$ | н              | н  |
| н              | L         | н            | х              | B <sub>0</sub> (Note 4)                            |
| н              | L         | L            | Х              | B <sub>0</sub> (Note 4)<br>B <sub>0</sub> (Note 5) |
| H = HIGH Volta | ige Level | L = LOW V    | /oltage Lev    | el   |

Z = High Impedance

X = Immaterial Z =  $\downarrow = HIGH$ -to-LOW Clock Transition

Note 3: A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, and CLKBA. OEBA is active LOW.

Note 4: Output level before the indicated steady-state input conditions were established.

Note 5: Output level before the indicated steady-state input conditions were established, provided that CLKAB was LOW before LEAB went LOW.


#### **Functional Description**

For A-to-B data flow, the device operates in the transparent mode when LEAB is HIGH. When LEAB is LOW, the A data is latched if CLKAB is held at a HIGH or LOW logic level. If LEAB is LOW, the A bus data is stored in the latch/flip-flop on the HIGH-to-LOW transition of CLKAB. Output-enable OEAB is active-HIGH. When OEAB is

#### Logic Diagram

HIGH, the outputs are active. When OEAB is LOW, the outputs are in the high-impedance state.

 $\begin{array}{l} \underline{Data \ flow \ for \ B-to-A \ is \ similar \ to \ that \ of \ A-to-B \ but \ uses} \\ \overline{OEBA}, \ LEBA, \ and \ \overline{CLKBA}. \ The \ output \ enables \ are \ complementary \ (OEAB \ is \ active-HIGH \ and \ \overline{OEBA} \ is \ active-LOW). \end{array}$ 



74LVTH16500

| Symbol           | Parameter                        | Value        | Conditions  | Units |
|------------------|----------------------------------|--------------|---|-------|
| V <sub>CC</sub>  | Supply Voltage                   | -0.5 to +4.6 |   | V     |
| VI               | DC Input Voltage                 | -0.5 to +7.0 |   | V     |
| Vo               | DC Output Voltage                | -0.5 to +7.0 | Output in 3-STATE                                     | V     |
|                  |                                  | -0.5 to +7.0 | Output in HIGH or LOW State (Note 7)                  | V     |
| I <sub>IK</sub>  | DC Input Diode Current           | -50          | V <sub>I</sub> < GND                                  | mA    |
| I <sub>ОК</sub>  | DC Output Diode Current          | -50          | V <sub>O</sub> < GND                                  | mA    |
| lo               | DC Output Current                | 64           | V <sub>O</sub> > V <sub>CC</sub> Output at HIGH State | mA    |
|                  |                                  | 128          | V <sub>O</sub> > V <sub>CC</sub> Output at LOW State  | ШA    |
| I <sub>CC</sub>  | DC Supply Current per Supply Pin | ±64          |   | mA    |
| I <sub>GND</sub> | DC Ground Current per Ground Pin | ±128         |   | mA    |
| T <sub>STG</sub> | Storage Temperature              | -65 to +150  |   | °C    |

# **Recommended Operating Conditions**

| Symbol          | Parameter  | Min | Max | Units |
|-----------------|--|-----|-----|-------|
| V <sub>CC</sub> | Supply Voltage   | 2.7 | 3.6 | V     |
| VI              | Input Voltage  | 0   | 5.5 | V     |
| I <sub>ОН</sub> | HIGH-Level Output Current  |     | -32 | mA    |
| l <sub>OL</sub> | LOW-Level Output Current   |     | 64  | mA    |
| T <sub>A</sub>  | Free-Air Operating Temperature   | -40 | 85  | °C    |
| Δt/ΔV           | Input Edge Rate, V <sub>IN</sub> = 0.8V - 2.0V, V <sub>CC</sub> = 3.0V | 0   | 10  | ns/V  |

Note 6: Absolute Maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum rated conditions is not implied. Note 7: I<sub>O</sub> Absolute Maximum Rating must be observed.

| Symbol               | Desemator   | Parameter $V_{CC}$ $T_A = -40^{\circ}C$ to $+85^{\circ}C$ |         | C to +85°C            | Units | Conditions |   |
|----------------------|---|---|---------|-----------------------|-------|------------|---|
| Symbol               | Parameter   |   | (V)     | Min                   | Max   | Units      | Conditions  |
| V <sub>IK</sub>      | Input Clamp Diode Voltage                           |   | 2.7     |                       | -1.2  | V          | I <sub>I</sub> = -18 mA   |
| V <sub>IH</sub>      | Input HIGH Voltage                                  |   | 2.7–3.6 | 2.0                   |       | V          | $V_0 \le 0.1V$ or   |
| V <sub>IL</sub>      | Input LOW Voltage                                   |   | 2.7–3.6 |                       | 0.8   | v          | $V_O \ge V_{CC} - 0.1V$   |
| V <sub>OH</sub>      | Output HIGH Voltage                                 |   | 2.7–3.6 | V <sub>CC</sub> - 0.2 |       | V          | I <sub>OH</sub> = -100 μA                                       |
|                      |   |   | 2.7     | 2.4                   |       | V          | I <sub>OH</sub> = -8 mA   |
|                      |   |   | 3.0     | 2.0                   |       | V          | I <sub>OH</sub> = -32 mA  |
| V <sub>OL</sub>      | Output LOW Voltage                                  |   | 2.7     |                       | 0.2   | V          | I <sub>OL</sub> = 100 μA  |
|                      |   |   | 2.7     |                       | 0.5   | V          | I <sub>OL</sub> = 24 mA   |
|                      |   |   | 3.0     |                       | 0.4   | V          | I <sub>OL</sub> = 16 mA   |
|                      |   |   | 3.0     |                       | 0.5   | V          | I <sub>OL</sub> = 32 mA   |
|                      |   |   | 3.0     |                       | 0.55  | V          | I <sub>OL</sub> = 64 mA   |
| I <sub>I(HOLD)</sub> | Bushold Input Minimum Drive                         |   | 3.0     | 75                    |       | μΑ         | $V_{I} = 0.8V$  |
|                      |   |   | 5.0     | -75                   |       | μΑ         | V <sub>I</sub> = 2.0V   |
| I <sub>I(OD)</sub>   | Bushold Input Over-Drive<br>Current to Change State |   | 3.0     | 500                   |       | μΑ         | (Note 8)  |
|                      |   |   | 5.0     | -500                  |       | μΑ         | (Note 9)  |
| l <sub>l</sub>       | Input Current                                       |   | 3.6     |                       | 10    | μΑ         | V <sub>I</sub> = 5.5V   |
|                      |   | Control Pins  | 3.6     |                       | ±1    | μΑ         | $V_I = 0V \text{ or } V_{CC}$                                   |
|                      |   | Data Pins   | 3.6     |                       | -5    | μA         | $V_I = 0V$  |
|                      |   | Data 1 113  | 5.0     |                       | 1     | μΑ         | $V_I = V_{CC}$  |
| I <sub>OFF</sub>     | Power Off Leakage Current                           |   | 0       |                       | ±100  | μΑ         | $0V \le V_1 \text{ or } V_0 \le 5.5V$                           |
| I <sub>PU/PD</sub>   | Power Up/Down 3-STATE<br>Output Current             |   | 0–1.5V  |                       | ±100  | μΑ         | $V_0 = 0.5V$ to 3.0V<br>$V_1 = GND$ or $V_{CC}$                 |
| I <sub>OZL</sub>     | 3-STATE Output Leakage Cur                          | rent  | 3.6     |                       | -5    | μΑ         | V <sub>O</sub> = 0.0V   |
| I <sub>OZH</sub>     | 3-STATE Output Leakage Cur                          | rent  | 3.6     |                       | 5     | μΑ         | V <sub>O</sub> = 3.6V   |
| I <sub>OZH</sub> +   | 3-STATE Output Leakage Cur                          | rent  | 3.6     | 1 1                   | 10    | μA         | $V_{CC} < V_O \le 5.5V$   |
| ICCH                 | Power Supply Current                                |   | 3.6     | 1 1                   | 0.19  | mA         | Outputs HIGH  |
| ICCL                 | Power Supply Current                                |   | 3.6     |                       | 5     | mA         | Outputs LOW   |
| I <sub>CCZ</sub>     | Power Supply Current                                |   | 3.6     |                       | 0.19  | mA         | Outputs Disabled  |
| I <sub>CCZ</sub> +   | Power Supply Current                                |   | 3.6     |                       | 0.19  | mA         | $V_{CC} \le V_O \le 5.5V$ ,<br>Outputs Disabled                 |
| ΔI <sub>CC</sub>     | Increase in Power Supply Cur<br>(Note 10)           | rent  | 3.6     |                       | 0.2   | mA         | One Input at $V_{CC} - 0.6V$<br>Other Inputs at $V_{CC}$ or GNE |

# 74LVTH16500

Note 9: An external driver must sink at least the specified current to switch from HIGH-to-LOW.

Note 10: This is the increase in supply current for each input that is at the specified voltage level rather than  $V_{CC}$  or GND.

# Dynamic Switching Characteristics (Note 11)

| Symbol           | Parameter                                    | v <sub>cc</sub> | $V_{CC}$ $T_A = 25^{\circ}C$ |      | Units | Conditions |   |
|------------------|--|-----------------|------------------------------|------|-------|------------|---|
| Symbol           | Farameter                                    | (V)             | Min                          | Тур  | Max   | Units      | $\textbf{C}_{\textbf{L}}=\textbf{50}~\textbf{pF},~\textbf{R}_{\textbf{L}}=\textbf{500}\Omega$ |
| V <sub>OLP</sub> | Quiet Output Maximum Dynamic V <sub>OL</sub> | 3.3             |                              | 0.8  |       | V          | (Note 12)   |
| V <sub>OLV</sub> | Quiet Output Minimum Dynamic V <sub>OL</sub> | 3.3             |                              | -0.8 |       | V          | (Note 12)   |

Note 11: Characterized in SSOP package. Guaranteed parameter, but not tested.


Note 12: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. Output under test held LOW.

|                   |                                 |                            |                     |             |                   | $R_L = 500 \ \Omega$ |       |
|-------------------|---------------------------------|----------------------------|---------------------|-------------|-------------------|----------------------|-------|
| Symbol            | Param                           | neter                      | V <sub>CC</sub> = 3 | $.3\pm0.3V$ | V <sub>CC</sub> = | = 2.7V               | Units |
|                   |                                 |                            |                     | Max         | Min               | Max                  |       |
| f <sub>MAX</sub>  | CLKAB or CLKBA to B or A        |                            |                     |             | 150               |                      | MHz   |
| t <sub>PLH</sub>  | Propagation Delay               |                            |                     | 5.2         | 1.3               | 5.8                  | -     |
| t <sub>PHL</sub>  | Data to Outputs                 |                            | 1.3                 | 4.7         | 1.3               | 5.3                  | ns    |
| t <sub>PLH</sub>  | Propagation Delay               | ropagation Delay           |                     |             |                   | 6.3                  | ns    |
| t <sub>PHL</sub>  | LEBA or LEAB to B or A          |                            | 1.5                 | 5.1         | 1.5               | 5.7                  | 115   |
| t <sub>PLH</sub>  | Propagation Delay               |                            | 1.3                 | 5.8         | 1.3               | 6.9                  | ns    |
| t <sub>PHL</sub>  | CLKBA or CLKAB to B or A        | 1.2                        | 5.0                 | 1.3         | 5.9               | 115                  |       |
| t <sub>PZH</sub>  | Output Enable Time              | 1.2                        | 5.0                 | 1.3         | 5.7               | ns                   |       |
| t <sub>PZL</sub>  |                                 |                            |                     | 5.5         | 1.3               | 6.5                  | 113   |
| t <sub>PHZ</sub>  | Output Disable Time             |                            |                     | 6.0         | 1.7               | 6.7                  | ns    |
| t <sub>PLZ</sub>  |                                 |                            | 1.6                 | 5.8         | 1.7               | 6.3                  | 110   |
| t <sub>SU</sub>   | Setup Time                      | A before CLKAB             | 2.9                 |             | 2.9               |                      |       |
|                   |                                 | B before CLKBA             | 2.9                 |             | 2.9               |                      |       |
|                   |                                 | A or B before LE, CLK HIGH | 1.8                 |             | 0.9               |                      | ns    |
|                   |                                 | A or B before LE, CLK LOW  | 2.9                 |             | 2.3               |                      |       |
| t <sub>H</sub>    | Hold Time                       | A or B after CLK           | 0.5                 |             | 0.9               |                      | -     |
|                   |                                 | A or B after LE            | 1.6                 |             | 1.6               |                      | ns    |
| t <sub>W</sub>    | Pulse Duration                  | LE HIGH                    | 3.3                 |             | 3.3               |                      |       |
|                   |                                 | CLK HIGH or LOW            | 3.3                 |             | 3.3               |                      | ns    |
| t <sub>OSLH</sub> | Output to Output Skew (Note 13) |                            |                     | 1.0         |                   | 1.0                  | ne    |
| t <sub>OSHL</sub> |                                 |                            |                     | 1.0         |                   | 1.0                  | ns    |


# Capacitance (Note 14)


| Symbol           | Parameter                | Conditions                                 | Typical | Units |
|------------------|--------------------------|--|---------|-------|
| C <sub>IN</sub>  | Input Capacitance        | $V_{CC} = 0V, V_I = 0V \text{ or } V_{CC}$ | 4       | pF    |
| C <sub>I/O</sub> | Input/Output Capacitance | $V_{CC} = 3.0V$ , $V_O = 0V$ or $V_{CC}$   | 8       | pF    |

Note 14: Capacitance is measured at frequency f = 1 MHz, per MIL-STD-883, Method 3012.



### 查询"74LVTH16500MEAX"供应商





9

www.fairchildsemi.com