

General Description

The MAX16914/MAX16915 low-quiescent-current overvoltage and reverse-battery protection controllers are designed for automotive and industrial systems that must tolerate high-voltage transient and fault conditions. These conditions include load dumps, voltage dips, and reversed input voltages. The controllers monitor the input voltage on the supply line and control two external pFETs to isolate the load from the fault condition. The external pFETs are turned on when the input supply exceeds 4.5V and stay on up to the programmed overvoltage threshold. During high-voltage fault conditions, the controllers regulate the output voltage to the set upper threshold voltage (MAX16915), or switch to high resistance (MAX16914) for the duration of the overvoltage transient to prevent damage to the downstream circuitry. The overvoltage event is indicated through an active-low, open-drain output, OV.

The reverse-battery pFET behaves as an ideal diode, minimizing the voltage drop when forward biased. Under reverse bias conditions, the pFET is turned off, preventing a downstream tank capacitor from being discharged into the source.

Shutdown control turns off the IC completely, disconnecting the input from the output and disconnecting TERM from its external resistor-divider to reduce the quiescent current to a minimum.


Both devices are available in a 10-pin uMAX® package and operate over the automotive -40°C to +125°C temperature range.

Applications

Automotive Industrial

MIXIM

Pin Configuration



µMAX is a registered trademark of Maxim Integrated Products, Inc.

Features

- ♦ 4.5V to 19V Input Voltage Operation
- ♦ Transient Voltage Protection Up to +44V and -75V
- ♦ Adjustable Overvoltage Limit with Resistor-Divider Shut Off in Shutdown
- ♦ Ideal Diode Reverse-Battery Protection
- ◆ Low Voltage Drop When Used with Properly Sized External pFETs
- ♦ Back-Charge Prevention
- ♦ Overvoltage Indicator
- **♦** Shutdown Input
- ♦ 29µA Low Operating Current
- ♦ 6µA Low Shutdown Current
- **♦ Thermal-Overload Protection**
- ♦ -40°C to +125°C Operating Temperature Range
- ♦ Small 10-Pin µMAX Package
- ♦ AEC-Q100 Qualified


Ordering Information

PART	TEMP RANGE	PIN-PACKAGE		
MAX16914AUB/V+	-40°C to +125°C	10 μMAX		
MAX16915AUB/V+	-40°C to +125°C	10 μMAX		

+Denotes a lead(Pb)-free/RoHS-compliant package.

/V denotes an automotive qualified device.

Typical Operating Circuit



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

ADOULO I E IIIAAMIIIOIII	11/1111400
VCC, SENSE OUT, TERM, SHDN,	OV to GND for
≤ 400ms	
VCC, SENSE OUT, TERM, SHDN,	OV to GND
for ≤ 90s	0.3V to +28V
VCC, SENSE OUT, TERM, SHDN,	
SENSE IN to GND for ≤ 2ms	75V to +44V
SENSE IN to GND for ≤ 90s	18V to +44V
SENSE IN to GND	0.3V to +20V
GATE1, GATE2 to VCC	16V to +0.3V

GATE1, GATE2 to GND	, ,
Continuous Power Dissipation ($T_A = +70$	
10-Pin μMAX (derate 8.8mW/°C above	$T_A = +70^{\circ}C$
(Note 1)	707mW
Operating Temperature Range	40°C to +125°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maxim-ic.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

(V_{CC} = 14V, C_{GATE1} = 32nF, C_{GATE2} = 32nF, \overline{SHDN} = high, T_A = -40°C to +125°C, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Operating Voltage Range	Vcc	(Note 3)		4.5		19	V
			T _A = +25°C		6.0	12]
Shutdown Supply Current (ISENSE IN + ISENSE OUT + IOV +	ISHDN	SHDN = low, VSENSE OUT = 0V, VTERM = 0V	T _A = +85°C (Note 3)		6.1	12	μΑ
ISHDN + IVCC)			T _A = +125°C (Note 3)		6.2	12	
			TA = +25°C		29	53	
Quiescent Supply Current (ISENSE IN + ISENSE OUT + IOV +	ENSE IN + ISENSE OUT + $\overline{\text{IOV}}$ + IQ $\overline{\text{SHDN}}$ =	$\overline{SHDN} = high$	T _A = +85°C (Note 3)		30	55	μΑ
ISHDN + IVCC)			T _A = +125°C (Note 3)		31	57	
VCC Undervoltage Lockout	Vuvlo	VCC rising, VSET =	1V , SHDN = high		4.06	4.35	V
VCC Undervoltage-Lockout Hysteresis					8		%
SET Threshold Voltage	VSETTH	VSET rising		-3%	+1.20	+3%	V
SET Threshold Voltage Hysteresis	VSETHY				4		%
SET Input Current	ISET	V _{SET} = 1V			0.02	0.2	μΑ
SHDN Low Threshold	VSHDNL					0.4	V
SHDN High Threshold	VSHDNH			1.4			V
SHDN Pulldown Current	ISHDN	VSHDN = 14V, internally pulled to GND			0.5	1.0	μΑ
VCC to GATE Output Low Voltage	VGVCC1	VCC = 14V		6.25	7.5	8.5	V
VCC to GATE Clamp Voltage	VGVCC2	VCC = 42V				14	V

ELECTRICAL CHARACTERISTICS (continued)


(VCC = 14V, CGATE1 = 32nF, CGATE2 = 32nF, \overline{SHDN} = high, T_A = -40°C to +125°C, unless otherwise noted. Typica values are at T_A = +25°C.) (Note 2)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
TERM On-Resistance	RTERM	SHDN = high		150	500	Ω
TERM Output Current	ITERM	SHDN = low, V _{TERM} = 0V			1.0	μA
Back-Charge Voltage Fault Threshold	VBCTH	VSENSE OUT = 14V (Note 4)	18	25	32	mV
Back-Charge Voltage Threshold Hysteresis	VBCHY	VSENSE OUT = 14V		50		mV
Back-Charge Turn-Off Time (GATE1)	tBC	VCC = 9.5V, VSENSE IN = 9V, VSENSE OUT stepped from 4.9V to 9.5V (Note 5)		6	10	μs
Back-Charge Recovery Time (GATE1)	[†] BCREC	VCC = 9.5V, VSENSE IN = 9V, VSENSE OUT stepped from 9.5V to 4.9V (Note 6)		18	30	μs
GATE2 Turn-Off Time		VCC = 9.5V, VSET rising from 1V to 1.5V (Note 7)		3		μs
GATE2 Turn-On Time		VCC = 9.5V, VSET falling from 1.5V to 1V (Note 8)		20		μs
Startup Response Time (VSHDN Rising)	tSTART1	VCC = 9.5V, from VSHDN rising to VGATE_ falling (Note 9)		100		μs
Startup Response Time (VCC Rising)	tSTART2	VCC rising from 2V to 4.5V, SHDN = high (Note 10)		0.150		ms
Reverse-Battery Voltage Turn-Off Time/UVLO Turn-Off Time	treverse	VCC and VSENSE IN falling from 4.25V to 3.25V, VSENSE OUT = 4.25V (Note 11)			30	μs
Thermal-Shutdown Temperature				+170		°C
Thermal-Shutdown Hysteresis				20		°C
OV Output Low Voltage	Vovbl	ISINK = 600µA			0.4	V
OV Open-Drain Leakage Current	I _{OVB}	V _{SET} = 1.0V			1.0	μΑ
SENSE IN Input Current	ISENSE IN	VSHDN = 0/14V		1	5	μΑ
SENSE OUT Input Current	ISENSE OUT	VSHDN = 0/14V		2	5	μΑ
SET to OV Output Low Propagation Delay	tovbpd	$V_{CC} = 9.5V$, V_{SET} rising from 1V to 1.5V to $V_{\overline{OV}}$ falling		3		μs

- **Note 2:** All parameters are production tested at T_A = +25NC. Limits over the operating temperature range are guaranteed by design and characterization.
- **Note 3:** Guaranteed by design and characterization.
- Note 4: The back-charge voltage, VBC, is defined as the voltage at SENSE OUT minus the voltage at SENSE IN.
- Note 5: Defined as the time from when VBC exceeds VBCTH (25mV typ) to when VGATE1 exceeds VCC 3.5V.
- Note 6: Defined as the time from when VBC falls below VBCTH 50mV to when VGATE1 falls below VCC 3.5V.
- Note 7: Defined as the time from when VSET exceeds VSETTH (1.20V typ) to when VGATE2 exceeds VCC 3.5V.
- Note 8: Defined as the time from when VSET falls below VSETTH 5% (1.14V typ) to when VGATE2 falls below VCC 3.5V.
- Note 9: The external pFETs can turn on tSTART after the IC is powered up and all input conditions are valid.
- Note 10: Defined as the time from when VCC exceeds the undervoltage-lockout threshold (4.3V max) to when VGATE1 and VGATE2 fall below 1V.
- Note 11: Defined as the time from when VCC falls below VSENSE OUT 25mV to when VGATE1 reaches VCC 1.75V.


Typical Operating Characteristics


(VCC = 14V, VSHDN = 14V, MAX16914/MAX16915 Evaluation Kit, TA = +25°C, unless otherwise noted.)




_Typical Operating Characteristics (continued)

(VCC = 14V, VSHDN = 14V, MAX16914/MAX16915 Evaluation Kit, TA = +25°C, unless otherwise noted.)








Pin Description

PIN	NAME	FUNCTION		
1	Vcc	Positive Supply Input Voltage. Bypass VCC to GND with a 0.1µF or greater ceramic capacitor.		
2	GATE1	Gate-Driver Output. Connect GATE1 to the gate of an external p-channel FET pass switch to provide low drain-to-source voltage drop, reverse voltage protection, and back-charge prevention.		
3	SENSE IN	Differential Voltage Sense Input (Input Side of IC). Used with SENSE OUT to provide back-charge prevention when the SENSE IN voltage falls below the SENSE OUT voltage by 25mV.		
4	SHDN	Active-Low Shutdown/Wake Input. Drive SHDN high to turn on the voltage detectors. GATE2 is shorted to VCC when SHDN is low. SHDN is internally pulled to GND through a 0.5µA current sink. Connect SHDN to VCC for always-on operation.		
Open-Drain Overvoltage Indicator Output. Connect a pullup resistor from $\overline{\text{OV}}$ to such as V _{CC} . $\overline{\text{OV}}$ is pulled low when the voltage at SET exceeds the internal three				
6	GND	Ground		
7	SET	Controller Overvoltage Threshold Programming Input. Connect SET to the center of an external resistive divider network between TERM and GND to adjust the desired overvoltage switch-off or limiter threshold.		
8 TERM		Voltage-Divider Termination Output. TERM is internally connected to SENSE OUT in the MAX16915 and to V _{CC} in the MAX16914. TERM is high impedance when SHDN is low, forcing the current to zero in the resistor-divider connected to TERM.		
		Differential Voltage Sense Input (Output Side Of IC). Used with SENSE IN to provide back-charge prevention when the SENSE IN voltage falls below the SENSE OUT voltage by 25mV.		
10	GATE2	Gate-Driver Output. Connect GATE2 to the gate of an external p-channel FET pass switch. GATE2 is driven low during normal operation and quickly regulated or shorted to V _{CC} during an overvoltage condition. GATE2 is shorted to V _{CC} when SHDN is low.		

Functional Diagram



Detailed Description

The MAX16914/MAX16915 are ultra-small, low-quiescent, high load-current, overvoltage-protection circuits for automotive or industrial applications. These devices monitor the input and output voltages and control two p-channel MOSFETs to protect downstream loads from reverse-battery, overvoltage, and high-voltage transient conditions and prevent downstream tank capacitors from discharging into the source (back-charging).

One MOSFET (P1) eliminates the need for external diodes, thus minimizing the input voltage drop and provides back-charge and reverse-battery protection. The second MOSFET (P2) isolates the load or regulates the output voltage during an overvoltage condition. These ICs allow system designers to size the external p-channel MOSFET to their load current, voltage drop, and board size.

Overvoltage Switch-Off Controller (MAX16914)

In the MAX16914, the input voltage is monitored (TERM is internally shorted to VCC—see the *Functional Diagram*) making the device an overvoltage switch-off controller. As the VCC voltage rises, and the programmed overvoltage threshold is tripped, the internal fast comparator turns off the external p-channel MOSFET (P2), pulling GATE2 to VCC to disconnect the power source from the load. When the monitored voltage goes below the adjusted overvoltage threshold, the MAX16914 enhances GATE2, reconnecting the load to the power source.

Overvoltage Limiter Controller (MAX16915)

In the MAX16915, TERM is internally connected to SENSE OUT (see the *Functional Diagram*) allowing the IC to operate in voltage-limiter mode.

During normal operation, GATE2 is pulled low to fully enhance the MOSFET. The external MOSFET's drain voltage is monitored through a resistor-divider between TERM, SET, and GND. When the output voltage rises above the adjusted overvoltage threshold, an internal comparator pulls GATE2 to VCC turning off P2. When the monitored voltage goes below the overvoltage threshold (-4% hysteresis), the p-channel MOSFET (P2) is turned on again. During a continuous overvoltage condition, MOSFET (P2) cycles on and off (between the overvoltage threshold and the hysteresis), generating a sawtooth waveform with a frequency dependent on the load capacitance and load current. This process continues to keep the voltage at the output regulated to within approximately a 4% window. The output voltage is regulated during the overvoltage transients and MOSFET (P2) continues to conduct during the overvoltage event, operating in switched-linear mode.

Caution must be exercised when operating the MAX16915 in voltage-limiting mode for long durations due to the MOSFET's power-dissipation consideration (see the MOSFET Selection section).

Shutdown

The MAX16914/MAX16915 feature an active-low shutdown input (SHDN). Drive SHDN low to switch off FET (P2), disconnecting the input from the output, thus placing the IC in low-quiescent-current mode. Reverse-battery protection is still maintained.

Reverse-Battery Protection

The MAX16914/MAX16915 feature reverse-battery protection to prevent damage to the downstream circuitry caused by battery reversal or negative transients. The reverse-battery protection blocks the flow of current into the downstream load and allows the circuit designer to remove series-protection diodes.

Back-Charge Switch-Off

The MAX16914/MAX16915 monitor the input-to-output differential voltage between SENSE IN and SENSE OUT. It turns off the external FET (P1) when (VSENSE OUT - VSENSE IN) > 25mV (see Figure 1) to prevent discharging of a downstream tank capacitor into the battery supply during an input voltage drop, such as a cold-crank condition or during a superimposed sinusoidal voltage on top of the supply voltage. It turns on the FET (P1) again if the back-charge voltage threshold hysteresis of 50mV is satisfied.




Figure 1. Back-Charge Turn-Off Time

Overvoltage Indicator Output (OV)

The MAX16914/MAX16915 include an active-low, open-drain overvoltage-indicator output (\overline{OV}) . For the MAX16914, \overline{OV} asserts low when \overline{VCC} exceeds the programmed overvoltage threshold. \overline{OV} deasserts when the overvoltage condition is over.

For the MAX16915, $\overline{\text{OV}}$ asserts if V_{OUT} exceeds the programmed overvoltage threshold. $\overline{\text{OV}}$ deasserts when V_{OUT} drops 4% (typ) below the overvoltage threshold level. If the overvoltage condition continues, $\overline{\text{OV}}$ may toggle with the same frequency as the overvoltage limiter FET (P2). If the P2 device is turned on for a very short period (less than tovbpd), the $\overline{\text{OV}}$ pin may not toggle. To obtain a logic-level output, connect a 45k Ω pullup resistor from $\overline{\text{OV}}$ to a system voltage less than 44V. A capacitor connected from $\overline{\text{OV}}$ to GND helps extend the time that the logic level remains low.

Applications Information

Load Dump

Most automotive applications run off a multicell "12V" lead-acid battery with a nominal voltage that swings between 9V and 16V (depending on load current, charging status, temperature, battery age, etc.). The battery voltage is distributed throughout the automobile and is locally regulated down to voltages required by the different system modules. Load dump occurs when the alternator is charging the battery and the battery becomes disconnected. The alternator voltage regulator is temporarily driven out of control. Power from the alternator flows into the distributed power system and elevates the voltage seen at each module. The voltage spikes have rise times typically greater than 5ms and decays within several hundred milliseconds but can extend out to 1s or more depending on the characteristics of the charging system. These transients are capable of destroying sensitive electronic equipment on the first "fault event."

Setting Overvoltage Thresholds

TERM and SET provide an accurate means to set the overvoltage level for the MAX16914/MAX16915. Use a resistive divider to set the desired overvoltage condition (see the *Typical Operating Circuit*). VSET has a rising 1.20V threshold with a 4% falling hysteresis. Begin by selecting the total end-to-end resistance:

$$RTOTAL = R1 + R2$$

For high accuracy, choose R_{TOTAL} to yield a total current equivalent to a minimum 100 x ISET where ISET is the input bias current at SET.

For example:

With an overvoltage threshold (Vov) set to 20V, R_{TOTAL} < 20V/(100 x ISET), where ISET = 1 μ A (max).

RTOTAL < $200k\Omega$

Use the following formula to calculate R2:

R2 = (VTH x RTOTAL)/VOV

where V_{TH} is the 1.20V SET rising threshold and V_{OV} is the desired overvoltage threshold.

Then, R2 = 12.0k Ω .

Use the nearest standard-value resistor lower than the calculated value. A lower value for total resistance dissipates more power but provides slightly better accuracy.

To determine R1:

$$RTOTAL = R2 + R1$$

Then, R1 = $188k\Omega$.

Use the nearest standard-value resistor lower than the calculated value. A lower value for total resistance dissipates more power but provides slightly better accuracy.

MOSFET SelectionOutput p-Channel MOSFET (P2)

Select the external output MOSFET according to the application current level. The MOSFET's on-resistance (RDS(ON)) should be chosen low enough to have a minimum voltage drop at full load to limit the MOSFET power dissipation. Determine the device power rating to accommodate an overvoltage fault when operating the MAX16915 in overvoltage-limiting mode. During normal operation for either IC, the external MOSFET dissipates little power. The power dissipated in the MOSFET during normal operation is:

$$PNORM = ILOAD^2 \times RDS(ON)$$

where P_{NORM} is the power dissipated in the MOSFET in normal operation, I_{LOAD} is the output load current, and R_{DS(ON)} is the drain-to-source resistance of the MOSFET. Worst-case power dissipation in the output MOSFET occurs during a prolonged overvoltage event when operating the MAX16915 in voltage-limiting mode. The power dissipated across the MOSFET is as follows:

where POVLO is the power dissipated in the MOSFET in overvoltage-limiting operation, VDS is the voltage across the MOSFET's drain and source, and ILOAD is the load current.

NIXIN

Reverse-Polarity Protection MOSFET (P1)

Most battery-powered applications must include reverse-voltage protection. Many times this is implemented with a diode in series with the battery. The disadvantage in using a diode is the forward-voltage drop of the diode, which reduces the operating voltage available to down-stream circuits (VLOAD = VBATTERY - VDIODE).

The MAX16914/MAX16915 include high-voltage GATE1 drive circuitry allowing users to replace the high-voltage drop series diode with a low-voltage-drop MOSFET device (as shown in the *Typical Operating Circuit*). The forward-voltage drop is reduced to ILOAD x RDS(ON) of P1. With a suitably chosen MOSFET, the voltage drop can be reduced to millivolts.

In normal operating mode, internal GATE1 output circuitry enhances P1. The constant enhancement ensures P1 operates in a low RDS(ON) mode, but the gate-source junction is not overstressed during high battery-voltage applications or transients (many MOSFET devices specify a ±20V VGS absolute maximum). As VCC drops below 10V, GATE1 is limited to GND, reducing P1 VGS to VCC. In normal operation, the P1 power dissipation is very low:

 $P1 = ILOAD^2 \times RDS(ON)$

During reverse-battery conditions, GATE1 is limited to GND and the P1 gate-source junction is reverse biased. P1 is turned off and neither the MAX16914/MAX16915 nor the load circuitry is exposed to the reverse-battery voltage. Care should be taken to place P1 (and its internal drain-to-source diode) in the correct orientation for proper reverse-battery operation.

Thermal Shutdown

The MAX16914/MAX16915 thermal-shutdown feature turns off both MOSFETs if the IC junction temperature exceeds the maximum allowable thermal dissipation. When the junction temperature exceeds $T_J = +170^{\circ}\text{C}$, the thermal sensor signals the shutdown logic, turning off both GATE1 and GATE2 outputs and allowing the device to cool. The thermal sensor turns GATE1 and GATE2 on again after the IC's junction temperature cools by 20°C. For continuous operation, do not exceed the absolute maximum junction-temperature rating of $T_J = +150^{\circ}\text{C}$.

_Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns, go to www.maxim-ic.com/packages.

PACKAGE TYPE	PACKAGE CODE	DOCUMENT NO.		
10 μMAX	U10+2	21-0061		

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.