

www.ti.com SCES632 – JUNE 2010

OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

Check for Samples: SN74LV374AT


FEATURES


- Inputs Are TTL-Voltage Compatible
- 4.5-V to 5.5-V V_{CC} Operation
- Typical t_{nd} of 4.9 ns at 5 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at V_{CC} = 5 V, T_A = 25°C
- Typical V_{OHV} (Output V_{OH} Undershoot) >2.3 V at V_{CC} = 5 V, T_A = 25°C
- Support Mixed-Mode Voltage Operation on All Ports

 I_{off} Supports Partial-Power-Down Mode Operation

- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DB, DW, NS, OR PW PACKAGE (TOP VIEW)





DESCRIPTION

The SN74LV374AT is an octal edge-triggered D-type flip-flop. This device features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. The device is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

On the positive transition of the clock (CLK) input, the Q outputs are set to the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



df.dzsc.com

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

www.ti.com




ORDERING INFORMATION

T _A	Р	ACKAGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	QFN – RGY	Reel of 1000	SN74LV374ATRGYR	VV374
–40°C to 125°C	COIC DW	Tube of 25	SN74LV374ATDW	L \
	SOIC – DW	Reel of 2000	SN74LV374ATDWR	LV374AT
	SOP - NS	Reel of 2000	SN74LV374ATNSR	74LV374AT
	SSOP - DB	Reel of 2000	SN74LV374ATDBR	LV374AT
		Tube of 70	SN74LV374ATPW	
	TSSOP - PW	Reel of 2000	SN74LV374ATPWR	LV374AT
		Tube of 250	SN74LV374ATPWT	

FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS		OUTPUT
ŌĒ	CLK	D	Q
L	↑	Н	Н
L	↑	L	L
L	L	X	Q_0
Н	Χ	X	Z

LOGIC DIAGRAM (POSITIVE LOGIC)



Submit Documentation Feedback

<u>₩實特別74L∀374AT"供应商</u>

SCES632 - JUNE 2010

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	7	V
VI	Input voltage range ⁽²⁾		-0.5	7	V
Vo	Voltage range applied to any output in the	-0.5	7		
Vo	Output voltage range ⁽²⁾ (3)	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	$V_I < 0 \text{ or } V_I > V_{CC}$		±20	mA
I _{OK}	Output clamp current	$V_O < 0$ or $V_O > V_{CC}$		±50	mA
Io	Continuous output current	$V_O = 0$ to V_{CC}		±35	mA
	Continuous current through V _{CC} or GND			±70	mA
		DB package (4)		70	
		DW package ⁽⁴⁾		58	
θ_{JA}	Package thermal impedance	NS package (4)		60	°C/W
		PW package ⁽⁴⁾		83	
		RGY package ⁽⁵⁾		37	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output voltage ratings may be exceeded if the input and output current ratings are observed.


- (4) The package thermal impedance is calculated in accordance with JESD 51-7
- (5) The package thermal impedance is calculated in accordance with JESD 51-5.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V_{CC}	Supply voltage		4.5	5.5	V
V_{IH}	High-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$	2		V
V_{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		0.8	V
VI	Input voltage				V
V	Output valtage	High or low state	0	V_{CC}	V
Vo	Output voltage	3-state	0	5.5	V
I_{OH}	High-level output current	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		-16	mA
I_{OL}	Low-level output current	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		16	mA
Δt/Δν	Input transition rise or fall rate	V _{CC} = 4.5 V to 5.5 V		20	ns/V
T _A	Operating free-air temperature		-40	125	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

³⁾ This value is limited to 5.5 V maximum.





ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	-	T _A = 25°C			T _A = -40°C to 85°C		T _A = -40°C to 125°C		
			MIN	TYP	MAX	MIN	MAX	MIN	MAX		
V	$I_{OH} = -50 \mu A$	4.5 V	4.4	4.5		4.4		4.4		\/	
V _{OH}	$I_{OH} = -16 \text{ mA}$	4.5 V	3.8			3.8		3.8		V	
V	$I_{OL} = 50 \mu A$	4.5 V		0	0.1		0.1		0.1	V	
V _{OL}	I _{OL} = 16 mA	4.5 V			0.55		0.55		0.55	V	
I _I	$V_I = 5.5 \text{ V or GND}$	0 to 5.5 V			±0.1		±1		±1	μΑ	
l _{OZ}	$V_O = V_{CC}$ or GND	5.5 V			±0.25		±2.5		±2.5	μΑ	
I _{cc}	$V_I = V_{CC}$ or GND, $I_O = 0$	5.5 V			2		20		20	μΑ	
ΔI _{CC} ⁽¹⁾	One input at 3.4 V, Other inputs at V _{CC} or GND	5.5 V			40		50		50	μА	
I _{off}	V_I or $V_O = 0$ to 5.5 V	0			0.5		5		5	μΑ	
C _i	$V_I = V_{CC}$ or GND			4						pF	

⁽¹⁾ This is the increase in supply current for each input at one of the specified TTL voltage levels rather than 0 V or V_{CC}.

TIMING REQUIREMENTS

over recommended operating free-air temperature range, V_{CC} = 5 V ± 0.5 V (unless otherwise noted) (see Figure 1)

	, ,			`			, ,	•	
		LOAD CAPACITANCE	T _A = 25°C		T _A = -40°C to 85°C		T _A = -40°C to 125°C		UNIT
		CAPACITANCE	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock} Clock frequency		$C_L = 15 pF$		90		80		70	N 41 1-
	Clock frequency	C _L = 50 pF		85		75		65	MHz
t _w	Pulse duration, CLK high or low		6.5		8.5		8.5		ns
t _{su}	Setup time, data before CLK↑		2.5		2.5		5		ns
t _h	Hold time, data after CLK↑		2.5		2.5		2.5		ns

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO LOAD	T _A = 25°C			T _A = -40°C to 85°C		T _A = -40°C to 125°C		UNIT	
	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
,			C _L = 15 pF	90	140		80		70		N 41 1-
f_{max}			C _L = 50 pF	85	150		75		65		MHz
t _{pd}	CLK	Q	C _L = 15 pF	3	4.9	8.1	1	10.5	1	11	
t _{en}	ŌĒ	Q		3.2	4.6	7.6	1	11.5	1	12	ns
t _{dis}	ŌE	Q		1.7	3.4	6.8	1	8	1	9	
t _{pd}	CLK	Q		4.2	5.9	10.1	1	11.5	1	13	
t _{en}	ŌĒ	Q	C _L = 50 pF	4.5	5.5	9.6	1	12.5	1	13	
t _{dis}	ŌĒ	Q		2.4	4	8.8	1	12	1	12.5	ns
t _{sk(o)}						1		1		1	

Submit Documentation Feedback

Copyright © 2010, Texas Instruments Incorporated

<u>**室特•\$N74LV374AT"供应商</u>

SCES632 - JUNE 2010

NOISE CHARACTERISTICS(1)

 $V_{CC} = 5 \text{ V}, C_L = 50 \text{ pF}, T_A = 25^{\circ}\text{C}$

	PARAMETER	MIN	TYP	MAX	UNIT
$V_{OL(P)}$	Quiet output, maximum dynamic V _{OL}		1.3	1.6	V
V _{OL(V)}	Quiet output, minimum dynamic V _{OL}		-0.3	-1.65	V
V _{OH(V)}	Quiet output, minimum dynamic V _{OH}		4.6		V
V _{IH(D)}	High-level dynamic input voltage	2			V
V _{IL(D)}	Low-level dynamic input voltage			0.8	V

⁽¹⁾ Characteristics are for surface-mount packages only.

OPERATING CHARACTERISTICS

 $V_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C}$


	PARAMETER		TEST (CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	Outputs enabled	$C_L = 50 \text{ pF},$	f = 10 MHz	42.5	pF

Copyright © 2010, Texas Instruments Incorporated

Submit Documentation Feedback



PARAMETER MEASUREMENT INFORMATION



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50~\Omega$, $t_r \leq$ 3 ns, $t_f \leq$ 3 ns.
- D. The outputs are measured one at a time, with one input transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PHL} and t_{PLH} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuits and Voltage Waveforms

Submit Documentation Feedback





PACKAGING INFORMATION

on Sb/Br) on (RoHS	DAU Level-1-260
en (RoHS CU NIPE o Sb/Br)	DAU Level-1-260 DAU Level-1-260 DAU Level-1-260
o Sb/Br) en (RoHS CU NIPE o Sb/Br)	DAU Level-1-260
o Sb/Br) on (RoHS CU NIPE o Sb/Br) on (RoHS CU NIPE o Sb/Br)	DAU Level-1-260
o Sb/Br) en (RoHS CU NIPE o Sb/Br)	
o Sb/Br)	DAU Level-1-260
n /Palle CLINIDE	
o Sb/Br)	DAU Level-1-260
en (RoHS CU NIPE o Sb/Br)	DAU Level-1-260
en (RoHS CU NIPE o Sb/Br)	DAU Level-1-260
en (RoHS CU NIPE o Sb/Br)	DAU Level-1-260
en (RoHS CU NIPE o Sb/Br)	DAU Level-1-260
en (RoHS CU NIPE o Sb/Br)	DAU Level-1-260
en (RoHS CU NIPE o Sb/Br)	DAU Level-1-260
en (RoHS CU NIPE o Sb/Br)	DAU Level-1-260
en (RoHS CU NIPE o Sb/Br)	DAU Level-1-260
en (RoHS CU NIPE o Sb/Br)	DAU Level-1-260
en (RoHS CU NIPE o Sb/Br)	DAU Level-1-260
	n (RoHS CU NIPE D Sb/Br)



PACKA

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/ Ball Finish	MSL Pe
SN74LV374ATPWRG4	PREVIEW	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260
SN74LV374ATPWT	PREVIEW	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-2600
SN74LV374ATPWTE4	PREVIEW	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-2600
SN74LV374ATPWTG4	PREVIEW	TSSOP	PW	20	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-2600
SN74LV374ATRGYR	PREVIEW	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-2600
SN74LV374ATRGYRG4	PREVIEW	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-2600

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retard in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical art I and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Cu





PACKA

查询"SN74LV374AT"供应商

6-Aug-2010


TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
		Dimension designed to accommodate the component length
		Dimension designed to accommodate the component thickness
Г	W	Overall width of the carrier tape
Г	P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LV374ATDBR	SSOP	DB	20	2000	330.0	16.4	8.2	7.5	2.5	12.0	16.0	Q1
SN74LV374ATDWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
SN74LV374ATNSR	SO	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1
SN74LV374ATPWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV374ATPWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
SN74LV374ATRGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1

6-Aug-2010



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LV374ATDBR	SSOP	DB	20	2000	346.0	346.0	33.0
SN74LV374ATDWR	SOIC	DW	20	2000	346.0	346.0	41.0
SN74LV374ATNSR	SO	NS	20	2000	346.0	346.0	41.0
SN74LV374ATPWR	TSSOP	PW	20	2000	346.0	346.0	33.0
SN74LV374ATPWT	TSSOP	PW	20	250	346.0	346.0	33.0
SN74LV374ATRGYR	VQFN	RGY	20	3000	346.0	346.0	29.0

DW (R-PDSO-G20)


PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AC.




DW (R-PDSO-G20)



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance.

 See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- F. Package complies to JEDEC MO-241 variation BC.




THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




Bottom View

NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

RGY (R-PVQFN-N20)

PLASTIC QUAD FLATPACK NO-LEAD



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

查询"SN74LV374AT"供应商

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio **Data Converters** dataconverter.ti.com Automotive www.ti.com/automotive **DLP® Products** www.dlp.com Communications and www.ti.com/communications Telecom DSP Computers and www.ti.com/computers dsp.ti.com Peripherals Clocks and Timers www.ti.com/clocks Consumer Electronics www.ti.com/consumer-apps Interface interface.ti.com Energy www.ti.com/energy Industrial www.ti.com/industrial Logic logic.ti.com Power Mamt power.ti.com Medical www.ti.com/medical Microcontrollers microcontroller.ti.com www.ti.com/security Security **RFID** www.ti-rfid.com Space, Avionics & www.ti.com/space-avionics-defense Defense RF/IF and ZigBee® Solutions www.ti.com/lprf Video and Imaging www.ti.com/video Wireless www.ti.com/wireless-apps