CMOS LSI -

LC66E308

# 4-Bit Single Chip Microcomputer with EPROM

### Overview

The LC66E308 is a 4-bit single chip microcomputer with an EPROM on-chip, and can be used for developing and evaluating application programs for the LC6630X series 4-bit single chip microcomputers.

The LC66E308 microcomputer is a 4-bit single chip LSI with an EPROM on-chip and brought to you in ceramic 42-pin dual-in-line package (DIP) form with a window. This window permits the user to erase EPROM program data as many times as he or she wants. Then, it could be said that this single chip LSI is best suited for developing application programs.

The LC66E308 microcomputer has the same function and the pin assignment as those of the 4-bit single chip mask programmed ROM-version LC66308A microcomputer. The on-chip EPROM is 8K bytes in size.

### **Features**

(1) Option functions user-selectable by specifying EPROM option data

The 33 optional functions on the LC6630X series single chip microcomputers can be selected by writing appropriate data to the on-chip EPROM. This function specification by the user allows application system to be developed and tested under the same working environment as that of production chip. In other words, the same interface circuit functions as those of production chips can be built up by the user.

Please note that the above-mentioned optional functions include port output type (open drain or pull-up), output pin logic level at reset, watchdog timer selection and the like.

### (2) On-chip 8KB EPROM

The on-chip EPROM enables the user to develop and evaluate application programs which can be run on every LC6630X series microcomputer. Please note that the LC6630X series microcomputers are LC66304A, LC66306A, LC66308A and that they are listed in the table below with a few pieces of information.

- (3) Write/Read operation with an EPROM writer
  - Used with the dedicated writer board (42 pins into 28 pins:W66EP308D), an EPROM writer available on your local market permits the user to write or read data to or from the 8KB on-chip EPROM. Please note that the EPROM writer should be an ADVANTEST product or the EVA850/800 accessory writer used for the 27128 type EPROM. The addresses should be set to 0000H to 2007H.
- (4) Pin compatible with a mask programmed ROM-version single chip microcomputer (LC66308A, for example)
- (5) Instruction cycle time: 0.92us to 10us
- (6) Single +5V power supply (Ta = 10 °C to 40 °C)

### Configurations


Type Number	Pins	ROM size	RAM size	Package	Remark
LC66304A/306A/308A	42	4K/6K/8KB	512W	DIP42S	under development
LC66E308	42	EPROM8KB	512W	DIC42S with	under development
LC66P308	42	OTPROM8KB	512W	DIP42S	under development
LC66506B/508B/512B/516B	64	6K/8K/12K/16KB	512W	DIP64S,QIP64	Available
LC66E516	64	EPROM16KB	512W	DIC64Swith	Available
LC66P516	64	OTPROM16KB	512W	DIP64S	under development

The LC66599 (evaluation chip), being an LSI intended for evaluation, should be used with application development tool EVA850/800-TB6630X.

Notes on use

The LC66E308 single chip LSI is intended for use by those who are in charge of the development and evaluation of application programs for the LC6630X series 4-bit single chip microcomputers. Please keep in mind the following items when the user application developers are to work with this single chip microcomputer.

(1) Notes on LC66E308 internal operations after reset As the figure shows, the LC66E308 microcomputer starts normal program execution at least 3 instruction cycles later after the oscillation by the OSC function block becomes stable. In other words, the RES pin level(active low) must be active for at least 3 instruction cycles after the oscillation becomes stabilized. As the figure also shows, the oscillation stabilization requires more than 10 milliseconds. It is also shown that option data setting requires 8 instruction cycles after the RES pin level changes to the inactive level (or to VIH voltage level). After all those operations are carried out, the LC66E308 microcomputer starts program execution normally from address 0 in the EPROM (that is, the content at address 0 is automatically set in the program counter (PC)). At this point, please note that port output type will be open drain, not pull-up output type, as long as the RES pin stays active. It should be noted that PO, P1 are provided with pull-up resistor.)



- (2) Notes on evaluation of user application programs for the LC66304A, LC66306A microcomputers
  The above two mask programmed ROM-version microcomputers are equipped with different ROMs in size from that
  of the LC66E308 microcomputer. Therefore, the following things should be taken into consideration when you
  are to make an access to the ROM on the LC66E308 microcomputer.
  - First, it should be kept in mind that the 8 addresses between 2000H and 2007H are used by the user in order to specify functional option data. This 8-byte area is called option specification area. This option specification area must be exclusively used for storing function option data. The option specification will be discussed in detail later in this catalog.

As far as the cross assembler to be employed is concerned, the user should use "LC663S.EXE". In addition, when you write your user application program, you cannot make any access to addresses beyond the area of a mask programmed ROM. Such addresses cannot exist anywhere on mask programmed ROM-version microcomputers. To avoid such an illegal access to those nonexistent area, it is recommended that jump (or branch) operations with a JMP instruction and so on be used in your user application program. Furthermore, please write "0" to the area beyond that of a mask programmed ROM. In this case, needless to say, the 8 addresses of the EPROM should be excluded from the "0" padding.

(3) Program protection from exposure to light Exposure to light will destroy the precious EPROM data that you have entered with much labor. In order to protect them, it should be strongly recommended that the EPROM window should be covered with an opaque label while you are at work with the EPROM.

### Comparison of LC66E308 and masked ROM version (LC6630X)

ltem	LC66E308	Masked ROM version (LC6630X)		
Operating supply voltage range (VDD)	4.5 to 5.5V	4.0 to 6.0V		
Operating free-air temperature (Topg)	+10 to +40 °C	-30 to +70 ℃		
Current dissipation during HALT mode ON (IDDHALT)	max. 5mA(4MHz ceramic resonator oscillation) max. 6mA(4MHz external clock source) max. 5mA(RC oscillation)	max. 2.5mA(4MHz ceramic resonator oscillation) max. 3.5mA(4MHz external clock source) max. 2.5mA(RC oscillation)		
External RC oscillation time constant Cext Rext	typ 100pF T.B.D	typ 100pF typ 2.7kohm		
Port output type at reset	Open drain output type (PO,P1:With pull-up resistor)	User specified output type (selected according to user option data)		


(4) For the LC66E308/P308, if the RES is set to "L" level during the HOLD mode (HOLD=L), be sure to change the HOLD level from "L" to "H" and then change the RES level from "L" to "H" when releasing the HOLD mode.


Pin assignment

Case outline 3127-DC42SLSI


(unit: mm)

### External dimensions





### System block diagram



### Pin description

Pin name	Input/ Output	Functional description	Output driver circuit output type	Option	During EPROM mode operation
P00/D0 P01/D1 P02/D2 P03/D3	1/0	Input/output port pins P00 to P03  - Used for input/output operation in 4-bit units or bit units.  - Used for controlling HALT mode operation.	- Pch: Pull-up (Pu) MOS type - Nch: Medium sink current output type	output type or Nch	Data input/ output pins (D0 to D3)
P10/D4 P11/D5 P12/D6 P13/D7	1/0	Input/output port pins P10 to P13  - Used for input/output operation in 4-bit units or bit units,	- Pch: Pull-up (Pu) MOS type - Nch: Medium sink current output type	or Nch OD output	Data input/output pins (D4 to D7)
P20/SI0/A0 P21/SO0/A1 P22/SCK0/A2 P23/INT0/A3	1/0	Input/output port pins P20 to P23  - Used for Input/output operation in 4-bit units or bit units.  - P20: Common with serial input S10  - P21: Common with serial output S00  - P22: Common with serial clock SCRO  - P23: Common with INTO0 interrupt request input, timer 0-used event count input, pulse width measurement input	Pch: CMOS type     Nch: Medium sink current     output type     +15V withstand voltage at Nch open drain (OD)     output	- CMOS output type or Nch OD output type	Address inputs (A0 to A3)
P30/INT1/A4 P31/POUT0 /A5 P32/POUT1 /A6	1/0	Input/output port pins P30 to P32  - Used for input/output operation in 3-bit units or bit units and for input operation in 4-bit units (together with the P33 pin) or bit units.  - P30: Common with INT1 interrupt request input - P31: Common with burst pulse output from timer 0  - P32: Common with burst pulse output from timer 1 and PWM output	- Pch: CMOS type - Nch: Medium sink cur- rent output type - +15V withstand voltage for Nch OD output	- CMOS output type or Nch OD output type	Address input (A4 to A6)
P33/HOLD	1	HOLD mode control signal input  - Used for activating HOLD operation mode with HOLD = L (active low) by using a HOLD instruction.  - Used for restarting the CPU operation from the HOLD mode operation by changing the HOLD pin level from L to H.  - Used as input port pin P33 to form a 4-bit input port with P30 to P32.  - The CPU blocks cannot be reset even if the RES (active low) pin level changes from H to L, with the HOLD pin level = L. This means that you cannot write a user application program requiring the P33/HOLD pin to enter the L level state at the moment the system is powered on.			
P40/A7 P41/A8 P42/A9 P43/A10	1/0	Input/output port pins P40 to P43  - Used for Input/output operation in 4-bit units or bit units.  - These four pins, combined with port pins P50 to P53, can be used for input/output operation in 8-bit units.  - These four pins, together with port pins P50 to P53, can be used for 8-bit ROM data output.	- Pch: Pull-up (Pu) MOS type - Nch: Medium sink current output type - +15V withstand voltage for Nch OD output	- PU MOS output type or Nch OD output type	Address input (A7 to A10)
P50/A11 P51/A12 P52/A13 P53/INT2	1/0	Input/output port pins P50 to P53  - Used for input/output operation in 4-bit units or bit units.  - These four pins, combined with port pins P40 to P43, can be used for input/output operation in 8-bit units.  - These four pins, together with port pins P40 to P43, can be used for 8-bits ROM data output.  - P53: Common with INT2 interrupt request	Pch: Pull-up (Pu) MOS type Nch: Medium sink current output type +15V withstand voltage for Nch OD output	- Pu MOS output type or Nch OD output type	Address input (A11 to A13)

Continued on next page.

Continued from previous page.

Pin name	Input/ output	Functional description	Output driver circuit output type	Option	During EPROM mode operation
P60/SI1 P61/SO1 P62/SCK1 P63/PIN1 /DASEC	1/0	Input/output port pins P60 to P63  - Used for input/output operation in 4-bit units or bit units.  - P60: Common with serial input S11  - P61: Common with serial output S01  - P62: Common with serial clock SCKT  - P63: Common with timer 1-used event count input	- Pch: CMOS type - Nch: Medium sink current output type - +15V withstand voltage for Nch OD output	- CMOS output type or Nch OD output type	
PC2/VREF0 PC3/VREF1	1/0	Input/output port pins PC2 to PC3  - Used for Input/output operation in 2-bit units or bit units.  - PC2: Common with VREF0 comparator comparison voltage terminal  - PC3: Common with VREF1 comparator comparison voltage terminal	- Pch: CMOS type - Nch: Medium sink current type	- CMOS output type or Nch OD output type	
PD0/CMP0 PD1/CMP1 PD2/CMP2 PD3/CMP3 /PGM	-	Input port pins PD0 to PD3  These four pins can be programmed for comparator inputs in user application programs. PD0 input will be compared with VREF0. Other inputs will be compared with VREF1. Please note that there are four comparators available in this system and these four comparators are grouped into two (one group: CMP0 and CMP1, the other group: CMP2 and CMP3), and that the comparators must be selected in group units.			EPROM control signal inputs (PGM)
PE0/TRA/CE PE1/TRB/OE	l	Input port pins PEO to PE1  - These two tri-state input port pins can be controlled in your application programs.			EPROMicontrol signal inputs (OE and CE)
OSC1 OSC2	0	Pins for connecting system clock oscil- lator externally. If external clock source mode is to be employed, use the OSC1 pin only for clock input. Leave the other pin open.		Ceramic resonator oscillation, RC oscillation or external clock source	· · · · · · · · · · · · · · · · · · ·
RES	ı	Input port pin for system reset request signal  To initialize the CPU, the RES (active low) pin level must be L with the P33/HOLD pin level = H.			
TEST/V <sub>PP</sub>	I	Input port pin for CPU test signal This pln should be connected with the VSS pin when this device is in opera- tion.			Vpp
√ <sub>DD</sub> √ss		Power supply pin			,

### Remarks:

Pu MOS type output

--- Pch MOS type transistor acts as a pull-up resistor when data is output.

CMOS type output

Pch MOS type transistor does not act as a pull-up resistor when data is output. Instead, it forms a complementary-symmetry MOS output circuit with an Nch MOS type transistor.

OD output

--- Open drain output type

### Note:

At the system reset, the pin output level of each of input/output port pins will be "Floating" except for such pins as ports 0, 1. The output level of these exceptions can be specified by the user options. In addition to this system reset operation, the port output type will be set to open drain at the system reset, which is irrespective of user option specification. In this case, there is no exception. (PO, P1 are provided with pull-up resistor.)

### User options

Option for specifying the output level of ports 0, 1 at the system reset.
 The output level of ports 0, 1 at the system reset can be selected from the following two optional levels by the user option. In this case, it should be kept in mind that the output levels of all the four bits of each input/output port are specified at the same time.

Option name	Condition
1. "H" output level	In 4-bit units
2. "L" output level	In 4-bit units

### 2. Option for selecting oscillation circuit

Option name	Selectable oscillation circuit	Condition
1. External clock source	OSC1	- Schmitt trigger input
2. 2-pin (OSC1 and OSC2) RC oscillation circuit	Cext OSC1	- Schmitt trigger input
3. Ceramic resonator oscillation circuit	C1 OSC1  Ceramic OSC2  resonator OSC2	

- (3) Option for selecting watchdog timer function

  This option permits the user to select the watchdog timer function. This function could be helpful in detecting a timeout error from your user application program.
- (4) Option for specifying port output type
- i) This option permits the user to select a desired port output type of the following ports from the two output types listed in the table below. Please note that port output types can be specified in bit units. Ports: P0, P1, P2, P3 (P33/HOLD not included), P4, P5, P6, and PC

Option name	Selected output circuit type	Conditions
1. Open drain output type	Output data input data	Ports P2, P3, P5 and P6 employ schmitt trigger input.
2. Pull-up transistor output type	Output data  Input data  DSB	Ports P2, P3, P5 and P6 employ schmitt trigger input.  The Pch type MOS transistor can act as either a pull-up resistor (for Pu MOS output circuit) or an output transistor (CMOS output circuit), which depends on its driving capability.  CMOS output type: P2, P3, P6, and PC.  Pu MOS output: P0, P1, P4, P5.

How to write data in the user option specification area and the program area in the on-chip EPROM

- (1) Writing option codes to the user option specification area
  Use the cross assembler "LC663S.EXE" when you write option codes in the user specification area and use the
  CPU pseudo instruction to set a Type No. to be evaluated and assemble your source application program. When
  your source application program is assembled, the option data will be stored in the user option
  specification area (2000 through 2007H). In addition to the above writing, you are allowed to write option
  data directly into the user option specification area in the on-chip EPROM. In this case, making references
  to the option code specification list on the next page will be a "must".
- (2) Writing program into the on-chip EPROM program area An EPROM writer available on your local market can be used to write program into the on-chip EPROM program area. In this case, the EPROM writer (27128 EPROM writer) must be used together with the dedicated writer board (W66EP308D) because the pin conversion (42 into 28) is required. The dedicated writer board is shown below.

The addresses should be set to 0000 to 2007H. If program is written mistakenly in 2008H onward, program may not be written/read normally.


Please note that the EPROM writer must be either an ADVANTEST product or the EVA850/800 accessory writer. Such an EPROM writer enables you to write your application program into the EPROM in Intel high-speed writing method.

When writing program, turn OFF switch DASEC on the writer board. If turned ON, program cannot be written/read normally.

(3) Using the data security function

writer).

- When switch DASEC on the writer board is turned ON and the EPROM writer can be used for writing, the execution of the data security function is initiated and data output is brought to floating state thereafter (the error message appears on the EPROM writer, because the data security function is in operation. There is noting wrong with the LC66E308 or EPROM writer.) Erasing with ultraviolet ray makes it possible to write/read program again.
- (4) How to erase the contents of the on-chip EPROM To erase the contents of the on-chip EPROM, you can use an EPROM eraser available on your local market.



# 查询"LC66516B"供应商 Option code specification list

7 6 5		Unused		
5		Unused	1	
			Always set to "0",	
4				
	Oscillation circuit type		1: Ceramic resonator oscillation.	
			0: RC oscillation or external clock source	
3	Unused		Always set to "0".	
2	P1	Output level at the	1 = "H"-level	
1	P0	system reset	0 = "L"-level	
0	Watchdo	og timer function option	1: Selected, 0: Not selected.	
			1. Solotota v. 110t Scientes.	
i-				
		Output circuit type	1 = PU, 0 = OD	
4				
3	P03			
2	P02	Output almosts tops	1 011 0 00	
1	P01	Output circuit type	1 = PU, 0 = OD	
0	P00			
7		Unused	Always set to "0".	
6	P32			
5	P31	Output circuit type	1 = PU, $0 = OD$	
4 ·	P30		<u> </u>	
3	P23	•		
2	P22	Output circuit type	1 = PU, 0 = OD	
. 1			1 - PO, U = OD	
0	P20			
		Output circuit type	-	
			1 = PU, 0 = OD	
			1 1000	
1		Output circuit type	1 = PU, 0 = OD	
<u> </u>				
	. 40			
I				
5		Unused	Always set to "0".	
4				
3	P63			
		Output circuit type	1 = PU, 0 = OD	
			1 - 7 0, 0 - 00	
<del></del>	P60			
7~0		Unused	Always set to "0".	
7~0		Unused	Always set to "0".	
7				
6		Unused	Alumana not to Holl	
			Always set to "0".	
		Output circuit type	1 = PU, 0 = OD	
	PC2		1 , 0, 0 = 00	
		Unused	Always set to "0".	
	3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0 7 6 7 6 7 6 7 7 6 7 6 7 7 6 7 7 7 8 7 8	0 Watchdo 7 P13 6 P12 5 P11 4 P10 3 P03 2 P02 1 P01 0 P00 7 6 P32 5 P31 4 P30 3 P23 2 P22 1 P21 0 P20 7 P53 6 P52 5 P51 4 P50 3 P43 2 P42 1 P41 0 P40 7 6 5 4 3 P63 2 P62 1 P61 0 P60 7 0 7 6 5 4 3 P63 2 P62 1 P61 0 P60 7 0 7 6 5 4 3 P63 2 P62 1 P61 0 P60 7 0 7	1 PO system reset  0 Watchdog timer function option  7 P13 6 P12 5 P11 4 P10 3 P03 2 P02 1 P01 0 P00 7 Unused 6 P32 5 P31 Output circuit type  4 P30 3 P23 2 P22 1 P21 0 P20 1 P21 0 P20 7 P53 6 P52 5 P51 0 Unput circuit type  0 P20 7 P53 6 P52 5 P51 0 Utput circuit type  Unused  0 P20 7 P63 8 P52 5 P51 0 Utput circuit type  Unused  0 P20 7 P63 8 P50 3 P43 2 P42 1 P41 0 P40 7 6 Unused  1 P61 0 P60 7 O Unused  7 Unused  9 Unused  1 P61 0 P60 1 Unused  7 O Unused  7 O Unused	

### Remarks:

PU --- Puli-up MOS type resistance output OD --- Open drain output

(1) Absolute maximum ratings (Ta = 25  $^{\circ}$ C and V<sub>SS</sub> = 0V)

Characteristic	Symbol	Pins applicable and related information	Condition	Limits	Unit	Note
Supply voltage range	V <sub>DD</sub> max	VDO		-0.3~+7.0	V	
Input voltage range	VIN(1)	P2, P3, (except P33/HOLD), P4, P5 and P6.	_	-0.3~+15.0	V	1
	ViN(2)	All the pins other than the above		-0.3~V <sub>DD</sub> +0.3	V	2
Output voltage range	Vout(1)	P2, P3 (except P33/HOLD), P4, P5 and P6.		-0.3~+15.0	V	1
	Vout(2)	All the pins other than the above.		-0.3~V <sub>DD</sub> +0.3	V	2
Output current per pin	ION(1)	P0, P1, P2, P3 (except P33/HOLD),P4, P5, P6 and PC.		20	mA	3
	-lop(1)	P0,P1,P4,P5,		2	mA	4
	-lop(2)	P2, P3 (except P33/HOLD), P6 and PC.	<u> </u>	4	mA	4
Pin total current	ΣI <sub>ON</sub> (1)	P0, P1, P2, P3 (except P33/HOLD), P40 and P41.		75	mA	3
	Σ1 <sub>ON</sub> (2)	P5, P6, P42, P43 and PC.		75	mA	3
	-Σ IOP(1)	P0, P1, P2, P3 (except P33/HOLD), P40 and P41.		25	mA	4
	-ΣIOP(2)	P5, P6, P42, P43 and PC.		25	mA	4
Allowable power dissipation	Pd	Ta=+10~+40℃	DIC42S	600	m₩	·
Operating temper- ature range	Topr			+10~+40	ů	
Storage temper- ature range	Tstg			-55~+125	Ü	

Note 1: Applicable only to the pins with open drain output circuit. Otherwise, refer to the values listed in the "all the pins other than the above" column.

Note 2: As far as oscillation input and output are concerned, the voltage range can cover the self-oscillating level.

Note 3: Sink current.

Note 4: Source current. Apply to the both of the pull-up output circuit and the CMOS output circuit.

### (2) Allowable operating conditions (Ta = $\pm$ 10 °C to $\pm$ 40 °C and VSS = 0V, unless otherwise noted)

Characteristic	1	61	Condition			Limits		112:6	No.
	Symbol	Pins applicable	Condition	V <sub>DD</sub> (V)	min	typ	max	Unit	te
Operating supply voltage range	VDD	Vaa	-		4. 5	5.0	5.5	V	T
Memory backup voltage range	V <sub>DD</sub> (H)	VDD	With HOLD mode		1.8		5.5	٧	
High level input voltage	V <sub>IH</sub> (1)	P2,P3 (except P33/ HOLD),P4,P5 and P6.	With output Neh transistor "OFF"	4.5~5.5	0.75Vpp		+13.5	V	1
	V <sub>IH</sub> (2)	P33/HOLD, RES, OSC1	With output Nch transistor "OFF"	4.5~5.5	0.75V <sub>DD</sub>		VDD	V	2
	VIH(3)	P0, P1, PC, PD, PE	With output Nch transistor "OFF"	4.5~5.5	0.7VDD		Voo	V	3
	V <sub>IH</sub> (4)	PE	With tri-state input mode selected	4.5~5.5	0.8Vpp		Vod	V	$\vdash$

Continued on next page.

Continued from preceding page.

	Char	 racteristic	Symbol	Pins applicable	Condition			Limits		Unit	No-
Intermediate			5,55.	1 ma applicable	Condition	VDD(V)	min	typ	max	Omit	te
l le	level input voltage range		VIM	PE	With tri-state input mode selected.	4.5~5.5	0.4V <sub>DD</sub>		0.6Vpp	V	
In-phase input voltage range		se input e range	Vсмм	PD, PC2, PC3	With comparator input mode selected	4.5~5.5	1.0		V <sub>DD</sub> -1.5	V	
Low level input voltage range		evel input e range	V <sub>IL</sub> (1)	P2,P3 (except P33/ HOLD), P5,P6 and RES. OSC1	With output Neh transistor "OFF"	4.5~5.5	Vss		0.25Vpp	V	2
			VIL(2)	P33/HOLD		1.8~5.5	Vss		0.25VDD	V	<del>                                     </del>
			V <sub>IL</sub> (3)	P0, P1, P4, PC, PD, PE, TEST	With output Nch transistor "OFF"	4.5~5.5	Vss		0.3VpD	V	3
			V <sub>IL</sub> (4)	PE	With tri-state input mode selected.	4.5~5.5	Vss		0.2VDD	.V	T-
	Operating frequency (in-		fop			4.5~5.5	0.4		4.35	MHz	_
sti		on cycle	(Tcyc)				(10)		(0.92)	(µs)	
		equency	fext	OSC1	Pleaso refer to Figure 1. As it shows, input clocks reach the OSCI pin from an external clock source and the OSC2 pin should be left open. The oscillation circuit option should be "external clock input".	4.5~5.5	0.4		4.35	MHz	
External clock input mode	Pulse width		textH textL		Please refer to Figure 1. As it shows, input clocks reach the OSC1 pin from an external clock source and the OSC2 pin should be left open. The oscillation circuit option should be "external clock input".	4.5~5.5	70			ns	
Ä	Ris	e and Fall les	textR textF		Please refer to Figure 1. As it shows, input clocks reach the OSC1 pin from an external clock source and the OSC2 pin should be left open. The oscillation circuit option should be "external clock input".	4.5~5.5			30	ns	
mode	resonator	Oscilla- tion fre- quency	fcF	OSC1, OSC2	Refer to 4MHz Figure 2.	4.5~5.5		4.0		MHz	
oscillation	Ceramic r oscillation	Oscilla- tion sta- biliza- tion time period	tcrs		Refer to Figure 3. 4MHz	4.5~5.5	_		10	ms	
Self	External R and C constants		Cext Rext	OSC1, OSC2	Refer to Figure 4.	4.5~5.5		100 TBD		pF kΩ	

Note 1: These values apply to the case where the open drain circuit type has been specified. Note that the P33/HOLD pin is not included (refer to the values listed in V<sub>IH</sub> (2) column and that the pins P2, P3 and P6 cannot be used as the input pins as far as the CMOS output circuit type has been employed.

Note 2: These values apply to the case where the open drain circuit type has been selected.

Note 3: When the pin PE has been selected as the tri-state input pin, the values listed in the  $V_{IH}(4)$ ,  $V_{IM}$  and  $V_{IL}(4)$  columns should apply to the pin. Note that the pin PC cannot be used as the input pin as far as the CMOS type output circuit has been employed.

(3) Electrical characteristics (Ta = +10 °C to +40 °C and VSS = 0V, unless otherwise noted)

,		0					Limits			No
Çh	aracteristic	Symbol	Pins applicable	Condition	V <sub>DD</sub> (V)	min	typ	max	Unit	te
High input curre		I <sub>1</sub> H(1)	P2,P3 (except P33/ HOLD), P4, P5 and P6.	VIN=13.5V With output Neh transistor "OFF"	4.5~5.5			5.0	μΑ	1
		t⊩(2)	P0,P1,OSC1,RES and P33/HOLD).	VIN=VDD With output Nch transistor "OFF"	4.5~5.5			1.0	μА	1
		I <sub>IH</sub> (3)	PD, PE, PC2, PC3	V <sub>IN</sub> =V <sub>DD</sub> With output Nch transistor "OFF"	4.5~5.5			1.0	μА	1
Low input curre		I₁∟(1)	Input pins other than PD, PE, PC2 and PC3	VIN=VSS With output Nch transistor "OFF"	4.5~5.5	-1.0			μΑ	2
		1₁∟(2)	PC2, PC3, PD, PE	VIN=VSS With output Nch transistor "OFF"	4.5~5.5	-1.0			μΑ	2
outpu		Vон(1)	P2,P3 (except P33/ HOLD), P6 and PC.	Iон= — 1 mA	4.5~5.5	Vop -1.0			٧	3
volta	ge		710207.,10811010.	I <sub>OH</sub> =-0.1mA	4.5~5.5	VDD-0.5	*		V	3
		Von(2)	P0, P1, P4, P5	I <sub>OH</sub> =-200µA	4.5	2.4		<del> </del>	V,	4
				IOH=−130µA	4.5~5.5	VDD-1.35			V	4
Outpu up cu	st pull- irrent	IPO	P0, P1, P4, P5	VIN=VSS	5.5	-1.6	_		mΑ	4
Low I outpu voltag	it	VoL(1)	P0,P1,P2,P3 (except P33/HOLD), P4,P5, P6 and PC.	IOL=1.6mA	4.5~5.5			0.4	V	
		Vol(2)	P0,P1,P2,P3 (except P33/HOLD), P4;P5, P6 and PC.	IOL=10mA	4.5~5.5			1.5	٧	
Outpu	ut-OFF ge	IOFF(1)	P2,P3,P4,P5,P6	VIN=13.5V	4.5~5.5			5.0	μΑ	5
curre		IOFF(2)	P0, P1, PC	VIN=VDD	4.5~5.5			1.0	μΑ	5
Comp	arator offset nt	VOFF	PD	VIN=1.0V ~VDD-1.5V	4.5~5.5		±50	±300	mV	
	lysteresis oltage	V <sub>HYS</sub>	P2, P3, P5, P6, RES,		4.5~5.5		0.1Vpp		V	
characteristics	ligh level hreshold oltage	Vt H	OSC1(RC,EXT)			0.5VDD	, _ ,,,,	0.75 V DD	V	
# Li	ow level hreshold oltage	Vt L				0.25Vpp	<del>-</del>	0.5V <sub>DD</sub>	V	<del> </del>
RC or	scillation ency range	fRC	OSC1, OSC2	Refer to Figure 4. C=100pF±5% R=TBD	4.5~5.5	T.B.D	3.0	T.B.D	MHz	

Continued on next page.

Continued from preceding page.

C	Characteristic	Symbol	Pins applica	ble	Condition			Limits	typ max Unit µs		N	
						V <sub>DD</sub> (V)	min	typ	max	1	te	
	Cycle time Cycle	tokoy	SCKO, SCKI	•	Refer to Figure 5 (timings) and Figure 6	4.5~5.5	0.9			μS		
<u>8</u>	Data				(test load)	4.5~5.5	2.0			Toyo		
Serial timing clock	Low level and High	tckl				4.5~5.5	0.4			μS	1	
rial tir	output alpha	tokh				4.5~5.5	1.0			Toyo	1	
Š		1	-			4.5~5.5			0.1	μS		
	Rise and Fall time Ootbot	tckf										
nput	Data setup time	tick	SIO, SII		Refer to Figure 5 (timings). Time periods based	4.5~5.5	0.3			μS	Ì	
Serial input	Data HOLD time	tcki			Time periods based on the SCKO and SCK1 clock rising edges.	4.5~5.5	0.3			μS	-	
Serial output	Output delay time	tcko	SO0, SO1		Refer to Figure 5 (timings) and Figure 6 (test load). Time period based on the SCKO and SCKT clock falling edges.	4.5~5.5			0.3	μs Tcyc μs Tcyc μs		
condition	INTO High level and Low level pulse width	tioH tioL	INTO	Refer to Figure 7.	- With INTO interrupt request input acceptable With event counter (timer 0) input or pulse width measuring input acceptable.	4.5~5.5	2			Toyo		
Pulse input condition	High level and Low level pulse width (INTO not included)	tiih tiiL	ÎNT1, INT2		- With interrupt request inputs acceptable		2			Toyo	-	
	PIN1 High level and Low level pulse width	teinh teinL	PIN1		- With event counter (timer 1) input acceptable		2			Toyo		
	RES High level and Low level pulse width	trsh trsL	RES		- With reset request acceptable		3			Tcyc		
	mparator ponse ed	TRS	PD	Refer to Figure 8.		4.5~5.5			30	μS	İ	
dis	rrent sipation ing basis	loo op	VDD	J <del></del>	4 MHz ceramic oscillation	4.5~5.5		4.5	8	mA		
ope	eration			,	4 MHz external clock		<del></del> .	6.5	11	mA		
	j				source RC oscillation	1 }		4.0	8	mA	1	

Continued on next page.

Continued from preceding page.

Characteristic	Symbol	Pin applicable	Condition			Limits			No
	- Symbol	Fin applicable	Condition	V <sub>DD</sub> (V)	min	typ	max	mA mA AA	te
Current dissipa- tion during HALT operation mode	IDDHALT	V <sub>DD</sub>	4 MHz ceramic resonator oscillation	4.5~5.5		3	5	mA	
mode			4 MHz external clock source			3.5	6	mA	
			RC oscillation			3	5	mA	
Current dissipation during HOLD operation mode	IDDHOLD	VDD		1.8~5.5		0.01	10	μА	

- Note 1: Applicable to the case where input/output common ports have been set to open drain output circuit type and the output Nch transistors have been in OFF state. Note that the input/output common ports cannot be used as the input port if they have been set to the CMOS output circuit type.
- Note 2: Applicable to the case where input/output common ports have been set to open drain output circuit type and the output Nch transistors have been in OFF state. If the pull-up transistor output circuit type has been employed, please refer to the value listed in the output pull-up current column (IPO). Note that input/output common ports cannot be used as the input ports if they have been set to the CMOS output circuit type.
- Note 3: Applicable to the case where the ports have been set to the CMOS output circuit type and the output Nch transistors have been in OFF state.
- Note 4: Applicable to the case where the ports have been set to the pull-up resistor output circuit type and the output Nch transistors have been in OFF state.
- Note 5: Applicable to the case where the ports have been set to the open drain output circuit type and the output Nch transistors have been in OFF state.
- Note 6: Reset mode.




Figure 1. External clock input waveform




Figure 2. Ceramic resonator oscillation circuit

Figure 3. Oscillation stabilization time

9	4 MHz (Murata)	C1	33pF±10%						
Capacitance (external)	CSA4.00MG	C2	33pF±10%						
paci	4 MHz (Kyocera)	C1	33pF ±10%						
్త త	KBR4.0MS	R4.0MS C2 33pF ±10%							
Capacitance (internal)	4 MHz (Murata) CST 4.00MG								
Capac (interr	4 MHz(Kyocera) K	BR-4.0	DMES						




Figure 4. RC oscillation

Table 1. Ceramic resonator oscillation constants (recommended)




Figure 5. Serial input/output timings




Figure 7. Input timings for INTO, INT1, INT2, PIN1 and RES




Figure 8. Comparator response speed (TRS) and output timing

### LC66E308 RC oscillation characteristics

Figure 9 shows the RC oscillation characteristics of the LC66E308 microcomputer.


The RC oscillation frequency range that can be guaranteed is shown below with the external constants and other conditions:

$$T.B.D \le f_{RC} \le T.B.D$$

External constants --- Cext = 100pF and Rext = TBD Ta = +10 °C to +40 °C and  $V_{DD}$  = 4.5V to 5.5V

If you are to employ the external constants other than the above, the Rext and the Cext should be within the range between T.B.D  $k\Omega$  and T.B.D  $k\Omega$ , and between T.B.D pF and T.B.D pF, respectively. Please take a close look at the figure below.

Note 10: With  $V_{DD}$  = 4.5V to 5.5V and Ta = +10 °C to +40 °C, the oscillation frequency to be selected should meet the requirement that the operating frequencies in the range between 0.4MHz and 4.3MHz must be provided without fail.



These values shown here are not guarantees nor recommendations. Instead, they are referencing values. It is well understood among designers that these values are strongly dependent on the application and its requirements. In any case, their suitability should be verified by environment testing before the design is submitted to production.

Figure 9. RC oscillation frequency reference values

### LC6630X SERIES INSTRUCTION SET (BY FUNCTION)

Symbol Description AC . : Accumulator Ε : E register

CF : Carry flag ZF : Zero flag

НL : Data pointer DPH, DPL XY: Data pointer DPX, DPY

Μ : Data memory

M (HL) : Data memory contents specified by data pointer DPH, DPL

M (XY) : Data memory contents specified by supplementary data pointer DPX, DPY

M2 (HL) : 2-word data memory contents specified by data pointer DPH, DPL.

In this case, the accessed data memory area address must be multiples of 2 (even address).

SP : Stack pointer

M2 (SP) : 2-word data memory contents specified by stack pointer M4 (SP) : 4-word data memory contents specified by stack pointer

: n-bit immediate data in t2 : Bit specification

t2	11	10	01	00
Bit	2 <sup>3</sup>	2 <sup>2</sup>	21	2°

PCh : Bits 8 to 11 of PC PC<sub>m</sub> : Bits 4 to 7 of PC PCI

: Bits 0 to 3 of PC

: User's flag n=0 to 15 Fn TIMERO : Timer 0

TIMER1 : Timer 1 SIO : Serial register

: Port

P (i4) : Port contents specified by 4-bit immediate data

INT : Interrupt enable flag

( ),[ ] : Contents

: Transfer direction and operation result

₩ : Exclusive logical sum : Logical product Λ : Logical sum : Addition : Subtraction

: 1's complement

No. 3123-16/22

E C			Instruct	ion code	2	:			Status	<u> </u>
Instruction type		Mnemonics	D <sub>1</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>1</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Bytes	Cycles	Function	Description	flags affected	Remarks
	CLA	Clear AC	1000	0000	ì	1	AC-0 (Equivalent to LAI 0)	Clears AC.	ZF	Only the first instruction is effective if executed pontinuously taken functions.
	DAA	Decimal adjust AC in addition	1100	1111	2	2	AC(AC)+6 (Equivalent to ADI 6)	Adds 6 to AC.	2F	
ions	DAS	Decimal adjust AC in subtraction	1100	1111	2	2	AC-(AC)+10 {Equivalent to ADI DAH}	Adds 10 to AC.	ŻF	
Ę	CrC	Clear CF	0001	1110	1	1	CF 0	Clears CF,	CF	
<u> </u>	STC	Set CF	0001	1 1 1 1	1	1	CF1	Sets CF.	CF	
manipulation instructions	CMA	Complement AC	0001	1000	1	1	AC-(AC)	Gives 1's complement of (invert) AC.	ZF	
를	IA	Increment AC	0001	0100	1	1	AC(AC)+1	Adds a to AC.	ZF, CF	
	DA	Decrement AC	0010	0100	1	1	AC(AC) - 1	Subtracts 1 from AC.	ZF, CF	
Accumulator	RAR	Rotate AC right through CF	0001	0000	1	1	AC₃(CF), ACn(A Cn+1), CF(AC₀)	Rotates AC right through CF.	CF	
Accur	RAL	Rotate AC left through CF	0000	0001	1	1	AC₀←(CF), ACn+1← (ACn), CF←(AC₃)	Rotetes AC left through CF,	CF, ZF	
	TAE	Transfer AC to E	0100	0101	1	1	E(AC)	Transfers the AC contents to the E register.		-
	TEA	Transfer E to AC	0100	0110	1	1	AC←(E)	Transfers the E register contents to AC.	ZF	
	XAE	Exchange AC with E	0100	0100	1	1	(AC)↔(E)	Exchanges the contents of the AC and E register,		
ns.	IM	Increment M	0001	0010	1	1	M(HL)←(M(HL))+1	Adds 1 to M(HL).	ZF, CF	
uctio	DM	Decrement M	0010	0010	1	1	M(HL)-(M(HL))-1	Subtracts 1 from M(HL).	ZF, CF	
n instructions	IMDR i8	Increment M direct	1 1 0 0	0 1 1 1 13 12 13 14	2	2	M(i8)←(M(i8))+1	Adds 1 to M(i8).	ZF, CF	
manipulation	DMDR i8	Decrement M direct	1 1 0 0 1, 1, 1, 1,	0 0 1 1 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	2	2	M(i8)←(M(i8)) – 1	Subtracts 1 from M(i8).	ZF, CF	
	SMB t2	Set M data bit	0000	1 1 t <sub>1</sub> to	1	1	(M(HL), t2)←1	Sets a bit specified by t1t0 of M(HL),		
Метолу	RMB t2	Reset M data bit	0010	1 1 t <sub>1</sub> to	1	1	(M(HL), t2)←0	Resets a bit specified by t1t0 of M(HL).	ŻF	
	AD	Add M to AC	0000	0110	1	1	AC←(AC)+(M(HL))	Adds together the contents of AC and M(HL) in binary and stores the result in AC.	ZF, CF	
	ADDR 18	Add M direct to AC	1 1 0 0 17 16 15 16	1 0 0 1 la la la la	2	2	AC←(AC)+(M(i8))	Adds together the contents of AC and M(I8) in binary and stores the result in AC.	ZF, CF	
2	ADC	Add M to AC with CF	0	0010	1	1	AC(AC)+{M(HL)} +(CF)	Adds together the contents of AC, M(HL), and CF in binary and stores the result in AC.	ZF, CF	
instructions	ADI i4	Add immediate data to AC	1100	1 1 1 1 13 12 11 10	2	2	AC(AC) + 13,12,11,10	Adds together the contents of AC and immediate data in binary and stores the result in AC.	ZF	
Operation/Comparison ins	SUBC	Subtract AC from M with CF	0001	0111	1	1	AC-(M(HL))-(AC) -(CF)	Subtracts the contents of AC from M(HL) with CF in binary and stores the result in AC.	ZF, CF	CF=0 if there is a borrow while CF=1 if there is no borrow.
ion/Co.	ANDA	AND M with AC then store AC	0000	0111	1	1	AC-(AC)/(M(HL))	Performs a togical AND operation between AC and M(HL) and stores the result in AC.	ŻF	
Operat	ORA	OR M with AC then store AC	0000	0101	1	1	AC(AC)∨(M(HL))	Performs a logical OR operation between AC and M(HL) and stores the result in AC.	2F	
	EXL	Exclusive OR M with AC then store AC	0001	0101	1	1	AC-(AC)\(M(HL))	Performs a logical exclusive OR operation between AC and M(HL) and stores the result in AC.	ZF	
	ANDM	AND M with AC then store M	0000	0011	1	1	M(HL)←(AC)∧(M (HL))	Parforms a logical AND operation between AC and M(HL) and stores the result in M(HL).	ZF	
	ORM	OR M with AC then store M	0000	0100	1	1	M(HL)←(AC)∨(M (HL))	Performs a logical OR operation between AC and M(HL) and stores the results in M(HL).	ZF	

rtion.			Instruct	ion code	<u></u>				Status	Ī
Instruction		Mnemonics	D1D6D5D4	D <sub>2</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Bytes	Ç	Function	Description	flags affected	Remarks
	СМ	Compare AC with M	0001	0110	1	1	(M(HL)) +(AC)+1	Compares the contents of AC and M(HL) and then sets/resets the carry flag (CF) and zero flag (ZF).  Comparison relations CF ZF (M(HL))>(AC) 0 0 (M(HL))=(AC) 1 1 (M(HL))<(AC) 1 0	ZF, CF	
Operation/Comparison instructions	CI i4	Compare AC with immediate data	1100	1 1 1 1   13 12 14 10	2	2	1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub> + (AC) + 1	Compares the consents of the economistor (AC) and immediate data (3)(2)(1)0 and sets/resets the zero fleg (2F) and carry fleg (CF).    Comparison relations   CF   ZF   13 12 11 10 > AC   0   0   0   13 12 11 10 = AC   1   1   1   13 12 11 10 < AC   1   0   0   0   0   0   0   0   0   0	ZF, CF	
Oper	CLI i4	Compare DP <sub>L</sub> with immediate data	1100	1 1 1 1	2	2	$ZF \leftarrow 1$ $if(DP_L) = I_2 I_2 I_1 I_0$ $ZF \leftarrow 0$ $if(DP_L) \neq I_2 I_2 I_1 I_0$	Compares the contents of DPL and immediate data and sets the zero flag (ZF) if they are equal, or resets the flag if not equal.	ZF	
	CMB t2	Compare AC bit with M data bit	1100	1 1 1 1 0 0 t <sub>1</sub> to	2	2	ZF←1 if(AC, t2) = (M(HL), t2) ZF←0 if(AC, t2) ≠ (M(HL), t2)	Compares the contents of AC and M(HL) bit specified by the 2 bits fit and t2) of the instruction and sets the zero flag (ZF) if they are equal, or resets the flag if not equal.	ZF	
	LAE	Load AC and E from M2 (HL)	0101	1100	1	1	AC←M(HL) E←M(HL+1)	Loads the contents of M2(HL) into the AC and the E register.		
	LAI i4	Load AC with immediate data	1000	ا با یا دا	1	1	AC 13 12 13 10	Loads immediate data into AC.	ZF	Only the lirst instruction is ellective if executed continuously takin function)
	LADR i8	Load AC from M direct	1 1 0 0	0 0 0 1	2	2	AC←(M(i8))	Loads the contents of M(iB) into AC.	ŻF	fakip function)
	s	Store AC to M	0100	0 1 1 1	1	1	M(HL)←(AC)	Stores the contents of AC into M(HL).		<u>.</u>
	SAE	Store AC and E to M2 (HL)	0101	1110	1	1	M(HL)←(AC) M(HL+1)←(E)	Stores the contents of AC and the E register into M2(HL).	- "-	· <b>-</b> ·-
	LA reg	Load AC from M(reg)	0100	1 O t <sub>a</sub> O	1	1	AC{M(reg)}	Loads the contents of M(reg) into AC, reg is either an HL or XY.    reg   to	ZF	
structions	LA reg,I	Load AC from M(reg) then increment reg	0100	1 O t <sub>0</sub> 1	1	2	$\begin{array}{l} AC \leftarrow \{M(reg)\} \\ DP_L \leftarrow (DP_L) + 1 \\ or \\ DP_Y \leftarrow (DP_Y) + 1 \end{array}$	Loads the contents of M(reg) into the accumulator (AC), reg is either an HL or XY. After loading, increments the contents of DPL or DPY. Refer to the LA reg instruction for the relationship between reg and to.	ZF	ZF status depends on DPLorDPY increment result.
Load/store instruction	LA reg. D	Load AC from M(reg) then decrement reg	0101	1 O to 1	1	2	AC— $\{M(reg)\}$ DP <sub>L</sub> $\leftarrow$ $\{DP_L\} - 1$ or DP <sub>Y</sub> $\leftarrow$ $\{DP_Y\} - 1$	Loads the contents of Mireg) into AC, reg is either an HL or XY. After loading, decrements the contents of DPL or DPY. Refer to the LA reg instruction for the relationship between reg and to.	ZF	ZF status depends on DPLorDPY decrement result.
	XA reg	Exchange AC with M (reg)	0100	1 1 to 0	1	1	(AC)↔(M(reg))	Exchanges the contents of AC and M(reg), reg is either an HL or XY.  reg to HL 0 XY 1	I.	
	XA reg,I	Exchange AC with M (reg) then increment reg	0100	1 1 to 1	1	2	( AC )→(M(reg)) DP <sub>L</sub> ←(DP <sub>L</sub> ) + 1 or DP <sub>Y</sub> ←(DP <sub>Y</sub> ) + 1	Exchanges the contents of AC and Mireg), reg is either an HL or XY. After exchanging, increments the contents of DPL or DPY. Refer to the XA reg instruction for the relationship between reg and to.	ZF	ZF status depends on DPLorDPY increment result.
	XA reg, D	Exchange AC with M (reg) then decrement reg	0101	1 1 t <sub>0</sub> 1	1	2	(AC)→[M(reg)] DP <sub>L</sub> →(DP <sub>L</sub> ) − 1 or DP <sub>Y</sub> →(DP <sub>Y</sub> ) − 1	Exchanges the contents of AC and M(reg), reg is either an HL or XY. After exchanging, decrements the contents of DPL or DPY. Refer to the XA reg instruction for the relationship between reg and to.	}	ZF status depends on DPLorDPY decrement result.
Γ	XADR i8		1 1 0 0	1 0 0 0	2	2	(AC)→(M(i8))	Exchanges the contents of AC and M(i8).	-	

ction			Instruc	tion code	ž	2	<u> </u>		Status	
Instruction		Mnemonics	D,D,D,D,	D2D2D100	1 S	Cycles Cycles	Function	Description	flegs affected	Remarks
tions	LEAI i8	Load E & AC with immediate data	1 1 0 0	0 1 1 0 Is Is Is Is	2	2	E ←1: 16 15 14 AC←1: 12 1: 10	Loads immediate data i8 into the E register and the accumulator (AC).		
Load/store instructions	RTBL	Read table data from program ROM	0101	1010	1	2	E, AC←(ROM(PCh, E, AC))	First, replace the contents of lower 8 bits of PC with the E register and AC contents. Then, loads the ROM data at an address specified by the new contents of the lower 8 bits of PC into the E register and AC.		
toed/st	RTBLP	Read table data from program ROM then output to P4,5	0101	1000	1	2	Port 4, 5— (ROM(PCh, E, AC))	First, replaces the contents of lower 8 bits of AC with the E register and AC contents. Then, outputs the ROM data at an address specified by the new contents of the lower 8 bits of PC to ports 4 and 5.		
	LDZ i4	Load DPH with zero and DPL with immediate data respectively	0110	13 12 11 10	1	1.	DP <sub>1</sub> ← I <sub>3</sub> I <sub>2</sub> I <sub>1</sub> I <sub>6</sub>	Loads the data of 0 (zero) and immediate data i4 into the DPH and DPL respectitively.		
1	LHI i4	Load DPH with immediate data	1100	1 1 1 1 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub>	2	2	DPH 12 12 11 10	Loads immediate data i4 into the DPH.		
	LLI i4	Load DP <sub>L</sub> with immediate data	1100 0001	1 1 1 1 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>6</sub>	2	2	DPL 13 12 13 10	Loads immediate data i4 into the DPL.		
	LHLI i8	Load DPH, DPL with immediate data	1 1 0 0 17 14 15 14	0 0 0 0	2	2	DPH← 17 16 13 14 DPL← 13 12 11 10	Loads immediate data into the DPH and DPL.		
	LXYI i8	Load DP <sub>X</sub> , DP <sub>Y</sub> with immediate data	1 1 0 0 17 le ls le	0 0 1 0 l <sub>3</sub> l <sub>2</sub> l <sub>3</sub> l <sub>6</sub>	2	2	DPx←17 16 15 14 DPy←13 12 11 10	Loads immediate data into the DPX and DPY.		
	IL .	Increment DPL	0001	0001	1	1	DPL-(DPL) +1	increments the contents of the DPL by 1.	ZF	
	DL	Decrement DPL	0010	0001	1	1	DPL←(DPL)-1	Decrements the contents of the DPL by 1.	ZF	
2	IY	Increment DP <sub>Y</sub>	0001	0011	1	1	$DP_Y \leftarrow (DP_Y) + 1$	Increments the contents of the DPY by 1.	ZF	
ruction	DY	Decrement DPy	0010	0011	1	1	DP <sub>Y</sub> ⊷(DP <sub>Y</sub> )-1	Decrements the contents of the DPY by 1,	ZF	
ion inst	TAH	Transfer AC to DPH	1 1 0 0 1 1 1 1	1111	2	2	DPH←(AC)	Transfers the contents of the accumulator (ACI to the DPH.		
nipulat	THA	Transfer DPH to AC	1100	1111	2	2	AC(DPH)	Transfers the contents of the DPH to the AC.	ZF	
Data pointer manipulation instructions	ХАН	Exchange AC with DPH	0100	0000	1	1	(AC)↔(DPH)	Exchanges the contents of the accumulator (AC) and the DPH.		
ata poir	TAL	Transfer AC to DPL	1100	1111	2	2	DP <sub>L</sub> ←(AC)	Transfers the contents of the accumulator (AC) to the DPL.		
٥	TLA	Transfer DPL to AC	1100	1111	2	2	AC←(DP <sub>L</sub> )	Transfers the contents of the DPL to the accumulator (AC).	ZF	
	XAL	Exchange AC with DPL	0100	0001	1	1	(AC)→(DP <sub>L</sub> )	Exchanges the contents of the AC and DPL.		
	TAX	Transfer AC to DPx	1100	1111	2	2	DP <sub>x</sub> ←(AC)	Transfers the contents of the secumulator (AC) to the DPX,		
	TXA	Transfer DP <sub>X</sub> to AC	1 1 0 0 1 1 1 0	1111	2	2	AC-(DPx)	Transfers the contents of DPX to the AC.	ZF	
	XAX	Exchange AC with DP <sub>x</sub>	0100	0010	1	1	(AC)↔(DP <sub>X</sub> )	Exchanges the contents of the AC and DPX.		
	TAY	Transfer AC to DP <sub>Y</sub>	1100	1111	2	2	DP <sub>Y</sub> ←(AC)	Transfers the contents of the accumulator (AC) to the DPY.		
	TYA	Transfer DP <sub>Y</sub> to AC	1 1 0 0 1 1 1 0	1111	2	2	AC⊷(DP <sub>Y</sub> )	Transfers the contents of the DPY to the AC.	ZF	
	XAY	Exchange AC with DPy	0100	0011	1	1	(AC)→(DP <sub>Y</sub> )	Exchanges the contents of the accumulator (AC) and the DPY,	• •	
pulstion N	SFB n4	Set flag bit	0111	กงกรถเกอ	1	1	Fn 1	Sets a flag specified by n4.		
Flag manipulation instructions	RFB n4	Reset flag bit	0011	10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1	1	Fn←0	Resets a flag specified by n4.	ZF	
Jump/subroutine i	JMP addr	Jump in the current bank	1 1 1 0 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	P11P10P9P8 P3P2P1P0	2	2	PC12~PC12 PC11~0P <sub>11</sub> ~P <sub>0</sub>	Jumps to an address specified by immediate date $P_{11}\sim P_0$ in the current bank.		When executed immediately after the BANK instruction, PC12+(FC12).
Jump	JPEA	Jump to the address stored at E and AC in the current page	0010	0111	1	1	PC12~PC8+PC12- PC8 PC7~4+(E) PC3~0+(AC)	Jumps to an address specified by the contents of the E register and accumulator (AC) which have replaced the contents of lower B bits of the program counter (PC).	•	

tion			Instruc	tion code		<u>"</u>			Status	
Instruction	3	Mnemonics	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D <sub>2</sub> D <sub>2</sub> D <sub>4</sub> D <sub>0</sub>	Bytes	Cycles	Function	Description	flags affected	Remarks
= 4	CAL addr	Call subroutine	0 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 P <sub>10</sub> P <sub>9</sub> P <sub>4</sub> P <sub>1</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	1	2	PC12-11-0 PC10~0-P <sub>10</sub> ~P <sub>0</sub> M4(SP)-(CF, ZF, PC12~0) SP-(SP)-4	Calls a subroutina,		
	CZP addr	Call sudroutine in the zero page	1010	P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	1	2	PC12~6, PC1~0 ← 0 PC5~2←P₃~P₀ M4(SP)←(CF, ZF, PC12~0) SP—SP-4	Cells a subroutine in page 0 of bank 0.		
5 6	BANK	Change bank	0001	1011	1	1	-	Changes memory banks and register banks,		
Jump/subroutine instructions	PUSH	Push reg on M2(SP)	1100	1 1 1 1 1 i <sub>1</sub> i <sub>0</sub> 0	2	2	M2(SP)(reg) SP(SP)-2	Stores the contents of reg into the M2(SP) and then subtracts 2 from the stack pointer (SP).  reg is in the HL 0 0 0 XY 0 1 AE 1 0 Inhibited 1 1		
	POP reg	Pop reg off M2(SP)	1100	1 1 1 1 1 i <sub>1</sub> i <sub>0</sub> 0	2	2	SP(SP)+2 reg(M2(SP))	Stores the contents of reg into the M2(SP) and then increments the contents of the stack pointer (SP) by 2 and loads the contents of M2 (SP) into a reg. Refer to the PUSH reg instruction for the relationship between (110) and reg.		
	RT	Return from subroutine	0001	1100	1	2	SP←(SP)+4 PC←(M4(SP))	Returns execution from a subroutine or interrupt processing routine back to the routine that called it. The contents of the carry flag (CF) and zero flag (ZF) are not returned from the stack area.		
	RTI	Return from interrupt routine	0001	1101	1	2	SP(SP)+4 PC[M4(SP)] CF, ZF(M4(SP))	Returns execution from a subroutine or interrupt processing routine back to the routine that called it. The contents of the carry flag (CF) and sending (ZF) are sturned from the stack area.	ZF, CF	
	BAt2 addr	Branch on AC bit	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	0 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$PC7-0 \leftarrow P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if(AC, t2) = 1	Transfers execution to an address specified by the contents of P7 to P0 in the current page if a bit specified by immediate data 110 of AC is 1 (program branch).		
	BNAt2 addr	Branch on no AC bit	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	OOtito PJPZPIPo	2	2	PC7~0~ P7 P6 P5 P4 P3 P2 P1 P0 if(AC, 12) = 0	Transfers execution to an address specified by the contents of P7 to P0 in the current page if a bit specified by immediate data 110 of AC is 0 (program branch).		
	BMt2 addr	Branch on M bit	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	O 1 t, to PaPzPaPo	2	2	$PC7\sim0\leftarrow P_{7}P_{6}P_{5}P_{4}$ $P_{3}P_{2}P_{1}P_{6}$ if(M(HL), i(2)=1	Transfers execution to an address specified by the contents of P7 to P0 in the current page if a bit specified by immediate data t1t0 of M(HL) is 1 (program branch).		
	BNMt2 addr	Branch on no M bit	1 0 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	O 1 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	$PC7-0 \leftarrow P_7 P_6 P_5 P_4$ $P_3 P_2 P_1 P_0$ if(M(HL), t2)=0	Transfers execution to an address specified by the contents of P7 to P0 in the current page if a bit specified by immediate data t1t0 of M(HL) is 0 (program branch).		
Branch instructions	BPt2 addr	Branch on Port bit	1 1 0 1 P <sub>2</sub> P <sub>4</sub> P <sub>5</sub> P <sub>4</sub>	1 0 t, to P3P2P1P0	2		PC7~0 P <sub>2</sub> P <sub>6</sub> P <sub>5</sub> P <sub>6</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if(P(DP <sub>L</sub> ), t2) = 1	Transfers execution to an address specified by the contents of P7 to P0 in the current page if a bit specified by immediate data 11t0 of the port accessed by DPL is 1 (program branch).		Used to manipulate internal control registers if executed immediately after the BANK instruction. In this case, the internal control registers must be readable.
}	BNPt2 addr	Branch on no Port bit	1 0 0 1 P <sub>7</sub> P <sub>4</sub> P <sub>5</sub> P <sub>4</sub>	1 0 t <sub>1</sub> t <sub>0</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7~0~P <sub>2</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> iI(P(DP <sub>L</sub> ), t2)=0	Transfers execution to an address specified by the constants of P7 to P0 in the current page if a bit specified by immediate acts 11(0 of the port eccessed by DPL is 0 (program branch).		Same as above.
	BC addr	Branch on CF	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 0 0 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7~0P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if(CF)=1	Transfers execution to an address specified by the contents of P7 to P0 in the current page if the content of the carry flag (CF) is 1 (program brench).		
	BNC addr	Branch on no CF		P3P2P1P0	2		PC7~0P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if(CF)=0	Transfers execution to an address specified by the contents of P7 to P0 in the current page if the content of the carry flag (CF) is 0 (program branch).		
	BZ addr	Branch on ZF	1 1 0 1 P <sub>7</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	1 1 0 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub>	2	2	PC7~0 P <sub>7</sub> P <sub>6</sub> P <sub>3</sub> P <sub>4</sub> P <sub>3</sub> P <sub>7</sub> P <sub>1</sub> P <sub>0</sub> if(ZF) = 1	Transfers execution to an address specified by the contents of P7 to P0 in the current page if the content of the zero (tag (ZF) is 1 (program branch).		
	BNZ addr	Branch on no ZF	1 0 0 1 P <sub>7</sub> P <sub>4</sub> P <sub>5</sub> P <sub>4</sub>		2	2	PC7~0 - P1 P6 P3 P4 P3 P2 P1 P0 if(ZF) = 0	Transfers execution to an address specified by the contents of P7 to P0 in the current page if the content of the zero flag (ZF) is 0 (program branch).		

Instruction	]	Mnemonics	Instruct	on code		5		Secretaria:	Status	
700		Willethick	D <sub>7</sub> D <sub>6</sub> D <sub>5</sub> D <sub>4</sub>	D3D2D1D0	Bytes	cycles O	Function	Description	flags affected	Remarks
Branch instructions	8Fn4 addr	Branch on flag bit	1 1 1 1 PrPsPsPs	83 N7 N1 N0 P3P2P1P0	2	2	PC7~0P <sub>7</sub> P <sub>5</sub> P <sub>5</sub> P <sub>4</sub> P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>0</sub> if(Fn) = 1	Transfers execution to an address specified by the contents of P7 to P0 in the current page if the content of the flag specified by n3n2n1n0 is 1. The flag is one of the 16 flags.		
Branch in	BNFn4 addr	Branch on no flag bit	1011 P <sub>2</sub> P <sub>6</sub> P <sub>5</sub> P <sub>4</sub>	n₃ n₂ n₁ n₀ P₃P₂P₁P₀	2	2	$PC7-0 \leftarrow P_7P_6P_5P_4$ $P_3P_2P_3P_0$ if(Fn) = 0	Transfers execution to an address specified by the contents of P7 to P0 in the current page if the content of the flag specified by n3n2n1n0 is 0. The flag is one of the 16 flags.		
	IPO	Input port 0 to AC	0010	0000	l	1	AC←(P0)	Inputs the contents of port 0 to the accumulator (AC).	ZF	
	IP	Input port to AC	0010	0110	1	1	AC-(P(DPL))	Inputs the contents of port accessed by DPL to the accumulator (AC).	ZF	
	IPM	Input port to M	0001	1001	1	1	M(HL)⊷(P(DPL))	Inputs the contents of port accessed by DPL to the M(HL).	Ü	
	IPDR i4	Input port to AC direct	1100	1 1 1 1 13 12 14 10	2	2	AC←(P(i4))	Inputs the contents of port accessed by i4 to the accumulator (AC).	ZF	-
	IP45	Input port 4,5 to E, AC respectively	1 1 0 0 1 1 0 1	1111 0100	2	2	E ←(P(4)) AC←(P(5))	Inputs the contents of ports 4 and 5 to the E register and accumulator IAC) respectively.		
tions	OP	Output AC to port	0010	0101	1	1	P(DP <sub>L</sub> )←(AC)	Outputs the contents of the accumulator (AC) to a port accessed by DPL.		
instructions	ОРМ	Output M to port	0001	1010	1	1	P(DP <sub>L</sub> )⊷(M(HL))	Outputs the contents of the M(HL) to a port accessed by DPL.		
Input/output	OPDR i4	Output AC to port direct	1100	1 1 1 1 la la l <sub>1</sub> l <sub>0</sub>	2	2	P(i4)—(AC)	Outputs the contents of the accumulator (AC) to a port accessed by i4.		
Input	OP45	Output E, AC to port 4.5 respectively	1100	1111	2	2	P(4)←(E) P(5)←(AC)	Outputs the contents of the E register and accumulator (AC) to ports 4 and 5 respectively.		
	SPB t2	Set port bit	0000	1 O t <sub>i</sub> t <sub>o</sub>	1	1	(P(DP <sub>L</sub> ), t2)←1	Sats a bit specified by immediate data t1t0 of a port accessed by DPL.		
	RPB t2	Reset port bit	0010	1 O t <sub>1</sub> t <sub>0</sub>	1	1	(P(DPL), t2)0	Resets a bit specified by immediate data t110 of a port accessed by DPL,	ZF	
	ANDPDR i4, p4	AND port with immediate data then output	1 1 0 0 1 <sub>3</sub> 1 <sub>2</sub> 1 <sub>1</sub> 1 <sub>0</sub>	0 1 0 1 P <sub>3</sub> P <sub>2</sub> P <sub>1</sub> P <sub>6</sub>	2	2	$P(P_3 \sim P_0) \leftarrow (P(P_3 \sim P_0)) \lor I_3 \sim I_0$	Performs a logical AND operation between the contents of a port specified by P3 to P0 and immediate data 13/21/10 and outputs the resulted product to the port.	ZF	
	ORPDR i4, p4	OR port with immediate data then output	1 1 0 0 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	0 1 0 0 P <sub>3</sub> P <sub>7</sub> P <sub>1</sub> P <sub>6</sub>	2	2	$P(P_3-P_0)\leftarrow \{P(P_3-P_0)\} \lor l_3-l_0$	Performs a logical OR operation between the contents of a port specified by P3 to P0 and immediate date 1312110 and outputs the resulted sum to the port.	ZF	
	WTTMO	Write timer 0	1100	1010	1	2	TIMERO⊷(M2(HL)), (AC)	Writes the contents of the M(HL) and the accumulator (AC) to the timer 0 reload register.		
	WTTM1	Write timer 1	1100	1111	2	2	TIMER1-(E), (AC)	Writes the contents of the E register and the accumulator (AC) to the timer 1 reload register.		
ctions	RTIMO	Read timer 0	1100	1011	1	2	M2(HL), AC⊷ (TIMERO)	Reads the contents of the timer 0 counter into the M2(HL) and the accumulator (AC).		
instruction	RTIM1	Read timer 1	1100	1111	2	2	E, AC← (TIMER 1)	Reads the contents of the timer 1 counter into the E register end the accumulator (AC).		
Timer control	STARTO	Start timer 0	1100	1111	2	2	Start timer 0 counter	Starts the timer 0 counter operation.		
Time	START1	Start timer 1	1100 1110	1111	2	2	Start timer1 counter	Starts the timer 1 counter operation.		
	STOPO	Stop timer 0	1100	1111	2	2	Stop timer 0 counter	Stops the timer 0 counter operation.		
	STOP1	Stop timer 1	1 1 0 0 1 1 1 1	1 1 1 1 1 0 1 1 1	2	2	Stop timer1 counter	Stops the timer 1 counter operation.		

tion			Instruc	tion code		<u>,</u>			Status	<u> </u>
Instruction		Mnemonics	D, D, D,	D <sub>2</sub> D <sub>2</sub> D <sub>1</sub> D <sub>0</sub>	Bytes	Cycles Cycles	Function	Description	flags affected	Remarks
	MSET	Set Interrupt Master Enable Flag	1 1 0 0 0 1 0 1	1101	2	2	MSE←1	Sets the interrupt master enable flag.		
	MRESET	Reset Interrupt Master Enable Flag	1100 1001	1101	2	2	MSE0	Resets the interrupt master enable flag.		
ctions	EIH i4	Enable interrupt high	1 1 0 0 0 1 0 1	1 1 0 1 l <sub>3</sub> l <sub>7</sub> l <sub>1</sub> l <sub>0</sub>	2	2	EDIH←(EDIH)∨i4	Sets the interrupt enable flag.		
control instructions	E(L i4	Enable interrupt low	1 1 0 0 0 1 0 0	1 1 0 1   <sub>3</sub>   <sub>2</sub>   <sub>1</sub>   <sub>0</sub>	2	2	EDIL ← (EDIL) ∨ i4	Sets the interrupt enable flag.		
	DIH i4	Disable interrupt high	1 1 0 0 1 0 0 1	1 1 0 1	2	2	EDIH ← (EDIH) ∧ i4	Resets the interrupt enable flag.	ZF	
Interrupt	DIL i4	Disable interrupt low	1100	1 1 0 1 l <sub>3</sub> l <sub>2</sub> l <sub>1</sub> l <sub>0</sub>	2	2	EDIL ← (EDIL) ∧ 14	Resets the interrupt enable flag.	ZF	
	WTSP	Write SP	1 1 0 0 1 1 0 1	1111	2	2	SP←(E), (AC)	Transfers the contents of the E register and accumulator (AC) to the stack area.		
	RSP	Read SP	1100	1 1 1 1 1 1 1 0 1 1	2	2	E, AC⊷(SP)	Transfers the contents of the stack area to the E register and accumulator (AC).		
contro	HALT .	HALT	1 1 0 0 1 1 0 1	1111	2	2	HALT	Selects the HALT mode.		
Standby contro instructions	HOLD	HOLD	1100	1111	2	2	HOLD	Selects the HOLD mode.		
1 1	STARTS	Start serial I/O	1 1 0 0 1 1 1 0	1111	2	2	START SI/O	Starts the SIO operation mode.		
Serial I/O control instructions	WTSIO	Write serial I/O	1 1 0 0 1 1 1 0	1 1 1 1	2	2	SIO ←(E), (AC)	Writes the contents of the E register and accumulator (AC) to the SIO register.		
8.5	RSIO	Read serial I/O	1 1 0 0 1 1 1 1	1111	2	2	E, AC←(SIO)	Reads the contents of the SIO register into the E register and the accumulator (AC).		
Other instructions	NOP	No operation	0000	0000	1	1	No operation	A dummy instruction that is coded 00H and has no effect when executed. Just one machine cycle signal reaches the CPU.		
Other	SB i2	Select bank	1 1 0 0 1 1 0 0	1 1 1 1 0 0 l <sub>1</sub> l <sub>0</sub>	2	2	PC13, PC12←I <sub>1</sub> I <sub>0</sub>	Selects memory banks.		Usable only on LC66599

- No products described or contained herein are intended for use in surgical implants, life-support systems, aerospace equipment, nuclear power control systems, vehicles, disaster/crime-prevention equipment and the like, the failure of which may directly or indirectly cause injury, death or property loss.
- Anyone purchasing any products described or contained herein for an above-mentioned use shall:
  - Accept full responsibility and indemnify and defend SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors and all their officers and employees, jointly and severally, against any and all claims and litigation and all damages, cost and expenses associated with such use:
  - ② Not impose any responsibility for any fault or negligence which may be cited in any such claim or litigation on SANYO ELECTRIC CO., LTD., its affiliates, subsidiaries and distributors or any of their officers and employees jointly or severally.
- Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. SANYO believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.