



查询"CED51A3"供应商

CED51A3/CEU51A3

N-Channel Enhancement Mode Field Effect Transistor

FEATURES


- 30V, 35A, $R_{DS(ON)} = 14\text{m}\Omega(\text{typ})$ @ $V_{GS} = 10\text{V}$.
 $R_{DS(ON)} = 21\text{m}\Omega(\text{typ})$ @ $V_{GS} = 4.5\text{V}$.
- Super high dense cell design for extremely low $R_{DS(ON)}$.
- High power and current handing capability.
- Lead free product is acquired.
- TO-251 & TO-252 package.



CEU SERIES
TO-252(D-PAK)



CED SERIES
TO-251(I-PAK)



ABSOLUTE MAXIMUM RATINGS $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Limit	Units
Drain-Source Voltage	V_{DS}	30	V
Gate-Source Voltage	V_{GS}	± 20	V
Drain Current-Continuous	I_D	35	A
Drain Current-Pulsed ^a	I_{DM}	140	A
Maximum Power Dissipation @ $T_C = 25^\circ\text{C}$ - Derate above 25°C	P_D	50 0.33	W W/ $^\circ\text{C}$
Operating and Store Temperature Range	T_J, T_{stg}	-55 to 175	$^\circ\text{C}$

Thermal Characteristics

Parameter	Symbol	Limit	Units
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3	$^\circ\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	50	$^\circ\text{C/W}$



查询"CED51A3"供应商

CED51A3/CEU51A3

Electrical Characteristics $T_C = 25^\circ\text{C}$ unless otherwise noted

Parameter	Symbol	Test Condition	Min	Typ	Max	Units
Off Characteristics						
Drain-Source Breakdown Voltage	BV_{DSS}	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_D = 250\mu\text{A}$	30			V
Zero Gate Voltage Drain Current	I_{DSS}	$\text{V}_{\text{DS}} = 30\text{V}, \text{V}_{\text{GS}} = 0\text{V}$			1	μA
Gate Body Leakage Current, Forward	I_{GSSF}	$\text{V}_{\text{GS}} = 20\text{V}, \text{V}_{\text{DS}} = 0\text{V}$			100	nA
Gate Body Leakage Current, Reverse	I_{GSSR}	$\text{V}_{\text{GS}} = -20\text{V}, \text{V}_{\text{DS}} = 0\text{V}$			-100	nA
On Characteristics^b						
Gate Threshold Voltage	$\text{V}_{\text{GS}(\text{th})}$	$\text{V}_{\text{GS}} = \text{V}_{\text{DS}}, \text{I}_D = 250\mu\text{A}$	1		3	V
Static Drain-Source On-Resistance	$\text{R}_{\text{DS}(\text{on})}$	$\text{V}_{\text{GS}} = 10\text{V}, \text{I}_D = 17.5\text{A}$		14	18	$\text{m}\Omega$
		$\text{V}_{\text{GS}} = 4.5\text{V}, \text{I}_D = 17.5\text{A}$		21	28	$\text{m}\Omega$
Forward Transconductance	g_{FS}	$\text{V}_{\text{DS}} = 15\text{V}, \text{I}_D = 17.5\text{A}$		16		S
Dynamic Characteristics^c						
Input Capacitance	C_{iss}	$\text{V}_{\text{DS}} = 25\text{V}, \text{V}_{\text{GS}} = 0\text{V}, \text{f} = 1.0\text{ MHz}$		1510		pF
Output Capacitance	C_{oss}			280		pF
Reverse Transfer Capacitance	C_{rss}			125		pF
Switching Characteristics^c						
Turn-On Delay Time	$t_{\text{d}(\text{on})}$	$\text{V}_{\text{DD}} = 15\text{V}, \text{I}_D = 17.5\text{A}, \text{V}_{\text{GS}} = 4.5\text{V}, \text{R}_{\text{GEN}} = 4.7\Omega$		20	50	ns
Turn-On Rise Time	t_r			7	21	ns
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$			30	60	ns
Turn-Off Fall Time	t_f			8	24	ns
Total Gate Charge	Q_g	$\text{V}_{\text{DS}} = 24\text{V}, \text{I}_D = 35\text{A}, \text{V}_{\text{GS}} = 5\text{V}$		14	17	nC
Gate-Source Charge	Q_{gs}			3.7		nC
Gate-Drain Charge	Q_{gd}			5		nC
Drain-Source Diode Characteristics and Maximum Ratings						
Drain-Source Diode Forward Current	I_S				35	A
Drain-Source Diode Forward Voltage ^b	V_{SD}	$\text{V}_{\text{GS}} = 0\text{V}, \text{I}_S = 35\text{A}$			1.3	V

Notes :

- a.Repetitive Rating : Pulse width limited by maximum junction temperature.
- b.Pulse Test : Pulse Width $\leq 300\mu\text{s}$, Duty Cycle $\leq 2\%$.
- c.Guaranteed by design, not subject to production testing.



查询"CED51A3"供应商

CED51A3/CEU51A3




Figure 1. Output Characteristics




Figure 2. Transfer Characteristics




Figure 3. Capacitance




Figure 4. On-Resistance Variation with Temperature




Figure 5. Gate Threshold Variation with Temperature




Figure 6. Body Diode Forward Voltage Variation with Source Current



[查询"CED51A3"供应商](#)

CED51A3/CEU51A3




Figure 7. Gate Charge




Figure 8. Maximum Safe Operating Area




Figure 9. Switching Test Circuit




Figure 10. Switching Waveforms




Figure 11. Normalized Thermal Transient Impedance Curve