June 2007

.P55281 Quad RGB Driver



## LP55281 Quad RGB Driver

## **General Description**


LP55281 is a quad RGB LED driver for handheld devices. It can drive 4 RGB LED sets and a single fun light LED. The boost DC-DC converter drives high current loads with high efficiency. The RGB driver can drive individual color LEDs or RGB LEDs powered from boost output or external supply. Built-in audio synchronization feature allows user to synchronize the fun light LED to audio inputs. The flexible SPI/I2C interface allows easy control of LP55281. Small Micro SMD or Micro SMDxt package together with minimum number of external components is a best fit for handheld devices. LP55281 has also a LED test feature, which can be used for example in production for checking the LED connections.

### Features

- Audio synchronization for a single fun light LED
- 4 PWM controlled RGB LED drivers
- High efficiency Boost DC-DC converter
- SPI/I<sup>2</sup>C compatible interface
- 2 addresses in I<sup>2</sup>C compatible interface
- LED connectivity test through the serial interface
- Small 36-bump Micro SMD (3 mm x 3 mm x 0.6 mm) or 36-bump Micro SMDxt package (3 mm x 3 mm x 0.65 mm)

## Applications


- Cellular Phones
- PDAs, MP3 players



National Semiconductor® is a registered trademark of National Semiconductor Corporation

# Typical Application

### **Connection Diagram** 查询"LP55281RL"供应商




36-bump Micro SMD package, 3 \* 3 \* 0.6 mm body size, 0.5 mm pitch NS Package Number TLA36AAA 36-bump Micro SMDxt package, 3 \* 3 \* 0.65 mm body size, 0.5 mm pitch NS Package Number RLA36AAA

### **Package Mark**



36-bump Micro SMD package, 3 \* 3 \* 0.6 mm body size, 0.5 mm pitch NS Package Number TLA36AAA



36-bump Micro SMDxt package, 3 \* 3 \* 0.65 mm body size, 0.5 mm pitch NS Package Number RLA36AAA


## **Ordering Information**

Order Number	Package Marking	Supplied As	Spec/Flow
LP55281TL	D56B	TNR 250	NoPB
LP55281TLX	D56B	TNR 1000	NoPB
LP55281RL	D61B	TNR250	NoPB
LP55281RLX	D61B	TNR1000	NoPB

Pin	Name	Туре	Description
6F	SW	Output	Boost Converter Power Switch
6E	FB	Input	Boost Converter Feedback
6D	B3	Output	Blue LED 3 Output
6C	R1	Output	Red LED 1 Output
6B	G1	Output	Green LED 1 Output
6A	B1	Output	Blue LED 1 Output
5F	GND_SW	Ground	Power Switch Ground
5E	R3	Output	Red LED 3 Output
5D	G3	Output	Green LED 3 Output
5C	SS/SDA	Logic Input/Output	Slave Select (SPI), Serial Data In/Out (I <sup>2</sup> C)
5B	IRGB	Input	Bias Current Set Resistor for RGB Drivers
5A	GND_RGB1	Ground	Ground for RGB1-2 Currents
4F	GND_RGB2	Ground	Ground for RGB3-4 Currents
4E	GND	Ground	Ground
4D	ASE2	Input	Audio Synchronization Input 2
4C	SI/A0	Logic Input	Serial Input (SPI), Address Select (I <sup>2</sup> C)
4B	SO	Logic Output	Serial Data Out (SPI)
4A	R2	Output	Red LED 2 Output
3F	NRST	Input	Asynchronous Reset, Active Low
3E	R4	Output	Red LED 4 Output
3D	VDD1	Power	Supply Voltage
3C	VDDIO	Power	Supply Voltage for Input/Output Buffers and Drivers
3B	SCK/SCL	Logic Input	Clock (SPI/I <sup>2</sup> C)
ЗA	G2	Output	Green LED 2 Output
2F	ALED	Output	Audio Synchronized LED Output
2E	G4	Output	Green LED 4 Output
2D	ASE1	Input	Audio Synchronization Input 1
2C	IRT	Input	Oscillator Frequency Resistor
2B	IF_SEL	Logic Input	Interface (SPI or I <sup>2</sup> C compatible) Selection (IF_SEL = 1 for SP
2A	B2	Output	Blue LED 2 Output
1F	GND	Ground	Ground
1E	B4	Output	Blue LED 4 Output
1D	GNDA	Ground	Ground for Analog Circuitry
1C	VREF	Output	Reference Voltage
1B	VDDA	Power	Internal LDO Output
1A	VDD2	Power	Supply Voltage

# LP55281

### **Block Diagram** 查询"LP55281RL"供应商



Absolute Maximum Ratings (Notes 1, 2) If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V (SW, FB, R1-4, G1-4, B1-4, ALED (Notes 3, 4))	-0.3V to +7.2V
V <sub>DD1</sub> , V <sub>DD2</sub> , V <sub>DDIO</sub> , V <sub>DDA</sub>	-0.3V to +6.0V
Voltage on ASE1-2, IRT, IRGB, VREF	-0.3V to $V_{\text{DD1}}$ +0.3V with 6.0V $$\rm{max}$$
Voltage on Logic Pins	-0.3V to V <sub>DDIO</sub> + 0.3V with
	6.0V max
V (all other pins): Voltage to GND	-0.3V to +6.0V
I (VREF)	10 µA
l (R1-4, G1-4, B1-4)	100 mA
Continuous Power Dissipation (Note 5)	Internally Limited
Junction Temperature (T <sub>J-</sub>	150°C
Storage Temperature Range	-65°C to +150°C
Maximum Lead Temperature (Reflow soldering, 3 times) (Note 6)	260°C

## **ESD Rating**

Human Body Model (Note 7)

2 kV

LP55281

V (SW EB B1-4 G1-4 B1-4 ALED)

V (SW, FB, R1-4, G1-4, B1-4, ALED)	0 to 6.0V
V <sub>DD1,2</sub> with external LDO	2.7V to 5.5V
V <sub>DD1,2</sub> with internal LDO	3.0V to 5.5V
V <sub>DDA</sub>	2.7V to 2.9V
V <sub>DDIO</sub>	1.65V to $V_{DD1}$
Voltage on ASE1-2	0.1V to $V_{DDA}$ - 0.1V
Recommended Load Current	0 mA to 300 mA
Junction Temperature (T <sub>J</sub> ) Range	-30°C to +125°C
Ambient Temperature (T <sub>A</sub> ) Range	-30°C to +85°C
(Note 8)	

## **Thermal Properties**

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ), 60°C/W TLA36AAA Package (Note 9)

## Electrical Characteristics (Notes 2, 10)

Limits in standard typeface are for  $T_J = 25^{\circ}$ C. Limits in **boldface** type apply over the operating ambient temperature range (-30°C < T<sub>A</sub> < +85°C). Unless otherwise noted, specifications apply to the LP55281 Block Diagram with:  $V_{DD1} = V_{DD2} = 3.6V$ ,  $V_{DDIO} = 2.8V$ ,  $C_{V_{DD}} = C_{V_{DDIO}} = 100$  nF,  $C_{OUT} = C_{IN} = 10 \mu$ F,  $C_{V_{DDA}} = 1 \mu$ F,  $C_{REF} = 100$  nF,  $L1 = 4.7 \mu$ H,  $R_{RGB} = 8.2 \text{ k}\Omega$  and  $R_{RT} = 82 \text{ k}\Omega$  (Note 11).

Symbol	Parameter	Condition	Min	Тур	Max	Units
DD	Standby supply current (V <sub>DD1</sub> +	NSTBY = L SCK = SS = SI = H		1	10	μΑ
	$V_{DD2}$ + leakage to SW, FB, RGB1-4,					
	ALED)					
	No-Boost supply current (V <sub>DD1</sub> + V <sub>DD2</sub> )	NSTBY = H, EN_BOOST = L SCK = SS = SI = H Audio synchronization and LEDs OFF		350		μA
	No-load supply current (V <sub>DD1</sub> + V <sub>DD2</sub> )	NSTBY = H, EN_BOOST = H, SCK = SS = SI = H Audio synchronization and LEDs OFF Autoload OFF		0.6		mA
	Total RGB drivers quiescent current (V <sub>DD1</sub> + V <sub>DD2</sub> )	EN_RGBx = H		250		μA
	ALED driver current (V <sub>DD1</sub> + V <sub>DD2</sub> )	ALED[7:0] = FFh ALED[7:0] = 00h		180 0		μA μA
	Audio Synchronization current (V <sub>DD1</sub> + V <sub>DD2</sub> )	Audio Synchronization ON $V_{DD1,2} = 2.8V$ $V_{DD1,2} = 3.6V$		390 700		μΑ μΑ
I <sub>DDIO</sub>	V <sub>DDIO</sub> Standby Supply current	NSTBY = L SCK = SS = SI = H			1	μΑ
	V <sub>DDIO</sub> supply current	1 MHz SCK frequency in SPI mode, $C_L = 50 \text{ pF}$ at SO pin		20		μΑ

-
œ
N
S
S
Δ

	Parameter	VERTER ELECTRICAL CHARACTERISTICS			Į.	
Symbol	Parameter				L	
		Condition	Min	Тур	Max	Units
LOAD	Recommended		0	тур	300	mA
	Load Current	$3.0V \le V_{\rm IN}$			300	
		V <sub>OUT</sub> = 5V			400	A
		$3.0V \leq V_{\rm IN}$	0		400	mA
		V <sub>OUT</sub> = 4V			<u> </u>	
V <sub>OUT</sub>	Output Voltage	$3.0V \le V_{\rm IN} \le V_{\rm OUT} - 0.5$	-5		+5	%
	Accuracy (FB pin)				L	
	Output Voltage	$1 \text{ mA} \leq I_{\text{LOAD}} \leq 300 \text{ mA}$		V <sub>IN</sub> -		V
	(FB pin)	$V_{IN} > V_{OUT} + V_{SCHOTTKY}$ (Note 14)		V <sub>schottky</sub>	L	
RDS <sub>ON</sub>	Switch ON	V <sub>DD1,2</sub> = 3.0V, I <sub>SW</sub> = 0.5 A		0.4	0.8	Ω
	resistance				L	_
f <sub>Boost</sub>	PWM mode	RT = 82 kΩ		2		MHz
	switching	freq_sel[2:0] = 1XX				
	frequency				<u> </u>	
	Frequency	$2.7V \le V_{\text{DDA}} \le 2.9V$	-7 -10	± 3	+7 +10	%
	Accuracy	$RT = 82 \text{ k}\Omega \pm 1\%$	-10		+10	
t <sub>PULSE</sub>	Switch pulse	no load		30		ns
	minimum width					_
t STARTUP	Startup time	Boost startup from STANDBY (Note 13)		10	L	ms
I <sub>SW_MAX</sub>	SW pin current		700	800	900	mA
	limit		550		950	
	1	RACTERISTICS (R1-4, G1-4, B1-4)		1_		
Symbol	Parameter	Condition	Min	Тур	Max	Units
LEAKAGE		5.5V at measured pin		0.1	1	μA
	pin leakage current					
1	Maximum	Limited with external resistor R <sub>BGB</sub>			40	mA
I <sub>RGB</sub>	Recommended	Limited with external resistor h <sub>RGB</sub>			40	
	Sink Current					
	Accuracy @ 15	R <sub>BGB</sub> = 8.2 kΩ ± 1 %		± 5		%
	mA					
	Current mirror	(Note 13)		1:100		
	ratio					
	RGB1-4 current	I <sub>RGB</sub> = 15 mA		± 5		%
	mismatch					
f <sub>PWM</sub>	RGB switching	Accuracy defined by internal oscillator, frequency value		f <sub>PWM</sub>		
	frequency	selectable			L	
		UT ELECTRICAL CHARACTERISTICS	1	-1		-1
Symbol	Parameter	Condition	Min	Тур	Max	Units
Z <sub>IN</sub>	Input Impedance	(Note 13)	10	15		kΩ
	of ASE1, ASE2					
A <sub>IN</sub>	ASE1, ASE2	Min input level needs maximum gain; Max input level for	0		1600	mV
	Audio Input Level Range (peak-to-	minimum gain				
	peak)					
<u>1 FD איופ</u> ח	ER ELECTRICAL CH				L	
Symbol	Parameter	Condition	Min	Тур	Max	Units
I <sub>leakage</sub>	Leakage current	V <sub>ALED</sub> = 5.5V		0.03	1	μΑ

ALED	ALED current	I <sub>ALED</sub> set to 13.2 mA	11.9	13.2	14.5	mA
2	≦询 <mark>"비용55281RL"</mark> 件	应商	-10		+10	%
LOGIC IN	TERFACE CHARACTE	RISTICS	·			
Symbol	Parameter	Condition	Min	Тур	Мах	Units
Logic Inpu	ut SS/SDA, SI/A0, SCK	SCL, IF_SEL				
V <sub>IL</sub>	Input Low Level				0.2*V <sub>DDIO</sub>	V
V <sub>IH</sub>	Input High Level		0.8*V <sub>DDIO</sub>			V
I <sub>I</sub>	Logic Input Current		-1.0		1.0	μA
f <sub>SCK/SCL</sub>	Clock Frequency	I <sup>2</sup> C			400	kHz
		SPI Mode, V <sub>DDIO &gt; 1.8</sub> v (Note 13)			13	MHz
		SPI Mode, $1.65V \leq V_{DDIO} < 1.8V$			5	MHz
Logic Inpu	ut NRST					
V <sub>IL</sub>	Input Low Level				0.5	V
V <sub>IH</sub>	Input High Level		1.2			V
I <sub>I</sub>	Logic Input Current		-1.0		1.0	μA
t <sub>NRST</sub>	Reset Pulse Width		10			μs
Logic Out	put SO					
V <sub>OL</sub>	Output Low Level	I <sub>SO</sub> = 3 mA V <sub>DDIO</sub> > 1.8V		0.3	0.5	V
		I <sub>SO</sub> = 2 mA 1.65V ≤ V <sub>DDIO</sub> < 1.8V		0.3	0.5	
V <sub>OH</sub>	Output High Level	I <sub>SO</sub> = -3 mA V <sub>DDIO</sub> > 1.8V	V <sub>DDIO</sub> - 0.5	V <sub>DDIO</sub> - 0.3		V
		I <sub>SO</sub> = -2 mA 1.65V ≤ V <sub>DDIO</sub> < 1.8V	V <sub>DDIO</sub> - 0.5	V <sub>DDIO</sub> - 0.3		
L	Output Leakage Current	V <sub>SO</sub> = 2.8V			1.0	μA
Logic Out	put SDA					
V <sub>OL</sub>	Output Low Level	$I_{SDA} = 3 \text{ mA}$		0.3	0.5	V

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: All voltages are with respect to the potential at the GND pins.

Note 3: Battery/Charger voltage should be above 6V no more than 10% of the operational lifetime.

Note 4: Voltage tolerance of LP55281 above 6.0V relies on fact that V<sub>DD1</sub> and V<sub>DD2</sub> (2.8V) are available (ON) at all conditions. If V<sub>DD1</sub> and V<sub>DD2</sub> are not available (ON) at all conditions, National Semiconductor<sup>®</sup> does not guarantee any parameters or reliability for this device.

Note 5: Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at  $T_J = 160^{\circ}C$  (typ.) and disengages at  $T_J = 140^{\circ}C$  (typ.)

Note 6: For detailed soldering specifications and information, please refer to National Semiconductor Application Note AN1112 : Micro SMD Wafer Level Chip Scale Package or National Semiconductor Application Note AN1412 : Micro SMDxt Wafer Level Chip Scale Package.

Note 7: The Human Body Model is a 100 pF capacitor discharged through a 1.5 kΩ resistor into each pin. MIL-STD-883 3015.7

**Note 8:** In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature  $(T_{A-MAX})$  is dependent on the maximum operating junction temperature  $(T_{J-MAX-OP} = 125^{\circ}C)$ , the maximum power dissipation of the device in the application  $(P_{D-MAX})$ , and the junction-to-ambient thermal resistance of the part/package in the application  $(\theta_{JA})$ , as given by the following equation:  $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$ .

Note 9: Junction-to-Ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.

Note 10: Min and Max limits are guaranteed by design, test or statistical analysis. Typical numbers are not guaranteed, but do represent the most likely norm. Note 11: Low-ESR Surface-Mount Ceramic Capacitors (MLCCs) used in setting electrical characteristics.

Note 12: V<sub>DDA</sub> output is not recommended for external use.

Note 13: Data guaranteed by design

Note 14: When V<sub>IN</sub> rises above V<sub>OUT</sub> + V<sub>SCHOTTKY</sub>, V<sub>OUT</sub> starts to follow the V<sub>IN</sub> voltage rise so that V<sub>OUT</sub> = V<sub>IN</sub> - V<sub>SCHOTTKY</sub>



### Modes of Operation 适询"LP55281RL"供应商


**RESET:** In the RESET mode all the internal registers are reset to the default values and the device goes to STANDBY mode after reset. NSTBY control bit is low after reset by default. Reset is entered always if Reset Register is written, internal Power On Reset is active, or NRST pin is pulled down externally. The LP55281 can be reset by writing any data to the Reset Register (address 60H). Power On Reset (POR) will activate during the device startup or when the supply voltage V<sub>DD2</sub> falls below 1.5V. Once V<sub>DD2</sub> rises above 1.5V, POR will inactivate and the device will continue to the STANDBY mode.

**STANDBY:** The STANDBY mode is entered if the register bit NSTBY is LOW. This is the low power consumption mode, when all circuit functions are disabled. Registers can be written in this mode and the control bits are effective immediately after startup.

**STARTUP:** When NSTBY bit is written high, the INTERNAL STARTUP SEQUENCE powers up all the needed internal blocks (VREF, Oscillator, etc.). To ensure the correct oscillator initialization, a 10 ms delay is generated by the internal state-machine. If the device temperature rises too high, the Thermal Shutdown (TSD) disables the device operation and STARTUP mode is entered until no thermal shutdown is present.

**BOOST STARTUP:** Soft start for boost output is generated in the BOOST STARTUP mode. The boost output is raised in PWM mode during the 10 ms delay generated by the state-machine. The Boost startup is entered from Internal Startup Sequence if EN\_BOOST is HIGH or from Normal mode when EN\_BOOST is written HIGH. During the 10 ms Boost Startup time all LED outputs are switched off to ensure smooth startup.

**NORMAL:** During NORMAL mode the user controls the device using the Control Registers. The registers can be written in any sequence and any number of bits can be altered in a register in one write.



#### Magnetic Boost DC/DC Converter 百词"L P55281RL"供应商 The LP55281 Boost DC/DC Converter generates a 4.0 - 5.3V

The LP55281 Boost DC/DC Converted generates a 4.0 - 5.3V supply voltage for the LEDs from single Li-Ion battery (3V... 4.5V). The output voltage is controlled with an 8-bit register in 9 steps. The converter is a magnetic switching PWM mode DC/DC converter with a current limit. The converter has three options for switching frequency, 1 MHz, 1.67 MHz and 2 MHz (default), when timing resistor RT is 82 k $\Omega$ . Timing resistor defines the internal oscillator frequency and thus directly affects boost frequency and all circuit's internally generated timing (RGB, ALED).

The LP55281 Boost Converter uses pulse-skipping elimination to stabilize the noise spectrum. Even with light load or no load a minimum length current pulse is fed to the inductor. An active load is used to remove the excess charge from the output capacitor at very light loads. At very light load and when input and output voltages are very close to each other, the pulse skipping is not completely eliminated. Output voltage should be at least 0.5V higher than input voltage to avoid pulse skipping. Reducing the switching frequency will also reduce the required voltage difference.


Active load can be disabled with the EN\_AUTOLOAD bit. Disabling will increase the efficiency at light loads, but the downside is that pulse skipping will occur. The Boost Con-

verter should be stopped when there is no load to minimise the current consumption.

The topology of the magnetic boost converter is called CPM control, current programmed mode, where the inductor current is measured and controlled with the feedback. The user can program the output voltage of the boost converter. The output voltage control changes the resistor divider in the feedback loop.

The following figure shows the boost topology with the protection circuitry. Four different protection schemes are implemented:

- 1. Over voltage protection, limits the maximum output voltage
  - Keeps the output below breakdown voltage.
  - Prevents boost operation if battery voltage is much higher than desired output.
- 2. Over current protection, limits the maximum inductor current
  - Voltage over switching NMOS is monitored; too high voltages turn the switch off.
- 3. Feedback break protection. Prevents uncontrolled operation if FB pin gets disconnected.
- 4. Duty cycle limiting, done with digital control.



**Boost Converter Topology** 

20201177

### BOOST STANDBY MODE

按路上码 520 代生活的 2007 verter operation by writing the Enables register bit EN\_BOOST low. When EN\_BOOST is written high, the converter starts for 10 ms in PFM mode and then goes to PWM mode.

FRQ_SEL[2:0]	frequency
1XX	2.00 MHz
01X	1.67 MHz
001	1.00 MHz


### BOOST OUTPUT VOLTAGE CONTROL

User can control the Boost output voltage by boost output 8bit register.

Boost Output [7	Boost Output [7:0] Register 0Fh		
Bin	Hex	Voltage (typical)	
0000 0000	00	4.00	
0000 0001	01	4.25	
0000 0011	03	4.40	
0000 0111	07	4.55	
0000 1111	0F	4.70	
0001 1111	1F	4.85	
0011 1111	3F	5.00 (default)	
0111 1111	7F	5.15	
1111 1111	FF	5.30	


### **BOOST FREQUENCY CONTROL**


Register 'Frequency selections' (address 10h). Register default value after reset is 07h.




**Boost Output Voltage Control** 

### BOOST CONVERTER TYPICAL PERFORMANCE CHARACTERISTICS 查询"LP55281RL"供应商







Battery Current vs Voltage




**Boost Line Regulation** 










20201111



## Functionality of RGB LED Outputs (R1-<del>4, G1-4, B1-4)</del>

LP55281 has 4 sets of RGB/color LED outputs. Each set has 3 outputs, which can be controlled individually with a 6-bit PWM control register. The pulsed current level for each LED output is set with a single external resistor  $R_{RGB}$  and a 2-bit coarse adjustment bit for each LED output (see tables below).

Rx_IPLS[7:6 Gx_IPLS[7:6 Bx_IPLS[7:6	5]/	Sink Current Pulse (I <sub>MAX</sub> = 100*1.23/R <sub>RG</sub> I <sub>PLS</sub>	
00		0.25*I <sub>MAX</sub>	
01		0.50*I <sub>MAX</sub>	
10	10		0.75*I <sub>MAX</sub>
11	11		1.00*I <sub>MAX</sub>
By PWM[5:01/	By DWM[5:0] / Awerac		Pulso Batio %

Rx_PWM[5:0] / Gx_PWM[5:0] / Bx_PWM[5:0]	Awerage Sink Current	Pulse Ratio, %
000 000	0	0
000 001	1/63*I <sub>PLS</sub>	1.6
000 010	2/63*I <sub>PLS</sub>	3.2

111 110	62/63*I <sub>PLS</sub>	98.4
111 111	63/63*I <sub>PLS</sub>	100

Each RGB set must be enabled separately by setting EN\_RG-Bx bit to '1'. Note, that the device must be enabled (NSTBY = '1') before the RGB outputs can be activated.


When any of EN\_RGBx bits are set to '1' and NSTBY = '1', the RGB driver takes a certain quiescent current from battery even if all PWM control bits are '0'. The quiescent current is dependent on R<sub>RGB</sub> resistor, and can be calculated from formula I<sub>R RGB</sub> = 1.23V/R<sub>RGB</sub>.

### **PWM CONTROL TIMING**

PWM frequency can be selected from 3 predefined values: 10 kHz, 20 kHz and 40 kHz. The frequency is selected with FPWM1 and FPWM0 bits, see following table:

FPWM1	WM1 FPWM0 PWM Frequency (f <sub>PWM</sub>		
0	0	9.92 kHz	
0	1	19.84 kHz	
1	0	39.68 kHz	
1	1	39.68 kHz	


Each RGB set has equivalent internal PWM timing between R, G and B: R has a fixed start time, G has a fixed midpulse time and B has a fixed pulse end time. PWM start time for each RGB set is different in order to minimize the instantaneous current loading due to the current sink switch on transition. See following timing diagram for details.




### Timing Diagram



### BGB DRIVER TYPICAL PERFORMANCE CHARACTERISTICS 查询"LP55281RL"供应商






## Audio Synchronization

The ALED output can be synchronized to incoming audio with Audio Synchronization feature. Audio Synch synchronizes ALED based on input signal's peak amplitude. Programmable gain and automatic gain control function are also available for adjustment of input signal amplitude to light response. Control of ALED brightness refreshing frequency is done with four different frequency configurations. The digitized input signal has DC component that is removed by a digital dc-remover (-3 dB @ 500 Hz). LP55281 has a 2-channel audio (stereo) input for audio synchronization, as shown in the figure below. The inputs accept signals in the range of 0V to 1.6V peak-topeak and these signals are mixed into a single wave so that they can be filtered simultaneously.

LP55281 audio synchronization is mainly realized digitally and it consists following signal path blocks (see figure below)

- Input buffer
- AD converter
- Automatic Gain Control (AGC) and manually programmable gain
- Peak detector



### CONTROL OF AUDIO SYNCHRONIZATION

The following table describes the controls required for audio synchronization. ALED brightness control through serial in-

terface is not available when audio synchronization is enabled.

### Audio Synchronization Control (Registers 0Dh and 0Eh)

GAIN_SEL	Register	Input signal gain control. Gain has a range from 0 dB to -46 dB.
[2:0]	0Dh	[000] = 0 dB, [001] = -6 dB, [010] = -12 dB, [011] = -18 dB,
	Bits 7-5	[100] = -24 dB, [101] = -31 dB, [110] = -37 dB, [111] = -46 dB
DC_FREQ	Register	Control of the high-pass filter's corner frequency:
	0Dh	0 = 80 Hz
	Bit 4	1 = 510 Hz
EN_AGC	Register	Automatic gain control. Set EN_AGC = 1 to enable automatic control or 0 to disable. When EN_AGC
	0Dh	is disabled, the audio input signal gain value is defined by GAIN_SEL.
	Bits 3	
EN_SYNC	Register	Audio synchronization enabled. Set EN_SYNC = 1 to enable audio synchronization or 0 to disable.
	0Dh	
	Bits 2	
SPEED_CTRL	Register	Control for refreshing frequency. Sets the typical refreshing rate for the ALED output
[1:0]	0Dh	[00] = FASTEST, [01] = 15 Hz, [10] = 7.6 Hz, [11] = 3.8 Hz
	Bits 1-0	
THRESHOLD	Register	Control for the audio input threshold. Sets the typical threshold for the audio inputs signals. May be
[3:0]	0Eh	needed if there is noise on the audio lines.
	Bits 3-0	

### Audio Input Threshold Setting (Register 0Eh)


THRESHOLD[3:0]	Threshold Level, mV (typical)
0000	Disabled
0001	0.2
0010	0.4
1110	2.5
1111	2.7

Typical Gain Values vs Audio Input Amplitude				
Gain Value dB				
0				
-6				
-12				
-18				
-24				
-31				
-37				
-46				
-				

### ALED Driver 查询"LP55281RL"供应商

the state of the s

ALED driver is enabled when audio synchronization is enabled (EN\_SYNC = 1) or when ALED[7:0] control byte has other than 00h value.



### ADJUSTMENT OF ALED DRIVER

Adjustment of the ALED driver current (Register 0Ch) is described in table below:

ALED[7:0]	Driver Current, mA (typical)
0000 0000	0
0000 0001	0.06
0000 0010	0.1
1111 1101	14.8
1111 1110	14.9
1111 1111	15


With other than values on the table, the current value can be calculated to be (15.0 mA / 255) \* ALED[7:0], where ALED [7:0] is value in decimals.

## **LED Test Interface**

All LED pin voltages and boost output voltage in LP55281 can be measured and value can be read through the SPI/I<sup>2</sup>C compatible interface. MUX\_LED[3:0] bits in the LED test register (address 12h) are used to select one of the LED outputs or boost output for measurement. The selected output is connected to the internal ADC through a 55 k $\Omega$  resistor divider. The AD conversion is activated by setting the EN\_LTEST bit to '1'. The first conversion is ready after 128 µs from this. The result can be read from the ADC output register (address 13h). The device executes the AD conversions automatically once in every 128  $\mu s$  period, as long as the EN\_LTEST bit is '1'.

User can set the preferred DC current level with the LED driver controls. The RGB drivers' PWM must be set to 100%, or otherwise there can appear random variation on results. Note, that the 55 k $\Omega$  resistor divider causes small additional current through the LED under measurement.

ADC result can be converted into a voltage value (of the selected pin) by multiplying the ADC result (in decimals) with **27.345 mV** (value of LSB). The calculated voltage value is the voltage between the selected pin and ground. The internal LDO voltage is used as a reference voltage for the conversion. The accuracy of LDO is  $\pm$  3%, which is defining the overall accuracy. The non-linearity and offset figures are both better than 2LSB.



Principle of LED Connection to ADC

### LED Multiplexing (Register 12h)

LED Multiplexing (Register 12n)			
MUX_LED[3:0]	Connection		
0000	R1		
0001	G1		
0010	B1		
0011	R2		
0100	G2		
0101	B2		
0110	R3		
0111	G3		
1000	B3		
1001	R4		
1010	G4		
1011	B4		
1100	ALED		
1101	-		
1110	-		
1111	Boost Output		

# LP5528<sup>-</sup>

### LED TEST PROCEDURE

An exa 森阔小上日 52593 Buen the mass and measurement phases for all RGB LEDs and Boost voltage.

Basic setup phase for the device:

- 1. Give reset to LP55281 (by power on, NRST pin or write any data to register 60h)
- 2. Set the preferred value for RED1 (write 3Fh, 7Fh, BFh or FFh to register 00h)
- 3. Set the preferred value for GREEN1 (write 3Fh, 7Fh, BFh or FFh to register 01h)
- 4. Set the preferred value for BLUE1 (write 3Fh, 7Fh, BFh or FFh to register 02h)
- 5. Set the preferred value for RED2 (write 3Fh, 7Fh, BFh or FFh to register 03h)
- 6. Set the preferred value for GREEN2 (write 3Fh, 7Fh, BFh or FFh to register 04h)
- 7. Set the preferred value for BLUE2 (write 3Fh, 7Fh, BFh or FFh to register 05h)
- 8. Set the preferred value for RED3 (write 3Fh, 7Fh, BFh or FFh to register 06h)
- 9. Set the preferred value for GREEN3 (write 3Fh, 7Fh, BFh or FFh to register 07h)
- 10. Set the preferred value for BLUE3 (write 3Fh, 7Fh, BFh or FFh to register 08h)
- 11. Set the preferred value for RED4 (write 3Fh, 7Fh, BFh or FFh to register 09h)
- 12. Set the preferred value for GREEN4 (write 3Fh, 7Fh, BFh or FFh to register 0Ah)
- 13. Set the preferred value for BLUE4 (write 3Fh, 7Fh, BFh or FFh to register 0Bh)
- 14. Set the preferred value for ALED (write 01h FFh to register 0Ch)
- 15. Dummy write: 00h to register 0Dh (Only if the incremental write sequence is used)
- 16. Dummy write: 00h to register 0Eh (Only if the incremental write sequence is used)
- 17. Set preferred boost voltage (write 00h FFh to register 0Fh)
- 18. Set preferred boost frequency (write 00h 07h to register 10h, PWM frequency can be anything)
- 19. Enable boost and RGB drivers (write CFh to register 11h)
- 20. Wait 20 ms for the device and boost startup

### Measurement phase:

- 1. Enable LED test and select output (write 1xh to register 12h)
- 2. Wait for 128 µs
- 3. Read ADC output (read register 13h)
- 4. Go to step 1 of measurement phase and define next output to be measured as many times as needed
- 5. Disable LED test (write 00h to register 12h) or give reset to the device (see step 1 in basic setup phase)


### LED TEST TIME ESTIMATION

Assuming the maximum clock frequencies used in SPI or I<sup>2</sup>C compatible interfaces, the following table predicts the overall test sequence time for the test procedure shown above. This estimation gives the shortest time possible. Incremental write is assumed with I<sup>2</sup>C. Reset and LED test disable are not included.


Test Phase	Time (ms)		
	I <sup>2</sup> C	SPI	
Setup	0.528	0.024	
Boost startup	20	20	
14 measurements	4.137	1.831	
Total Time	24.7 21.9		

### **7V Shielding** 查询"LP55281RL"供应商

To shield LP55281 from high input voltages (6 to 7.2V), the use of external 2.8V LDO is required. This 2.8V voltage protects internally the device against high voltage condition. The recommended connection is shown in the picture below. Internally both logic and analog circuitry works at 2.8V supply voltage. Both supply voltage pins should have separate filtering capacitors. Note that it is recommended to pull down the external LDO voltage when it is disabled in order to minimize the leakage current of the LED outputs.



In cases where high voltage is not an issue, the alternative connection is shown below.



20201122

## Control Interface


查询"LP55281RL"供应商 The LP55281 supports two different interface modes:

- SPI interface (4 wire, serial)
- I<sup>2</sup>C compatible (2 wire, serial)

User can define the serial interface by IF\_SEL pin. If IF\_SEL = 0,  $I^2C$  mode is selected.

### SPI INTERFACE

LP55281 is compatible with SPI serial bus specification and it operates as a slave. The transmission consists of 16-bit Write and Read Cycles. One cycle consists of a 7 Address bits, 1 Read/Write (RW) bit and 8 Data bits. RW bit high state defines a Write Cycle and low a Read Cycle. SO output is normally in high-impedance state and it is active only when Data is sent out during a Read Cycle. A pull-up resistor may be needed in SO line if a floating logic signal can cause unintended current consumption in the input circuits where SO is connected. The Address and Data are transmitted MSB first. The Slave Select signal (SS) must be low during the Cycle transmission. SS resets the interface when high and it has to be taken high between successive Cycles. Data is clocked in on the rising edge of the clock signal (SCK), while data is clocked out on the falling edge of SCK.



## SPI Timing Parameters 查询选EP55284和处性应商

Symbol	Parameter	Limit		Units	
		Min	Max	1	
1	Cycle Time	70		ns	
2	Enable Lead Time	35		ns	
3	Enable Lag Time	35		ns	
4	Clock Low Time	35		ns	
5	Clock High Time	35		ns	
6	Data Setup Time	20		ns	
7	Data Hold Time	0		ns	
8	Data Acces Time		20	ns	
9	Disble Time		10	ns	
10	Data Valid		20	ns	
11	Data Hold Time	0		ns	

Note: Data guaranteed by design


### 

The I<sup>2</sup>C compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the IC's connected to the bus. The two interface lines are the Serial Data Line (SDA) and the Serial Clock Line (SCL). These lines should be connected to a positive supply, via a pull-up resistor and remain HIGH even when the bus is idle.

For every device on the bus is assigned a unique address and it acts as a Master or a Slave, depending on whether it generates or receives the serial clock (SCL). When LP55281 is connected in parallel with other I<sup>2</sup>C compatible devices, the LP55281 supply voltages  $V_{DD1}$ ,  $V_{DD2}$  and  $V_{DD10}$  must be active. Supplies are required to make sure that the LP55281 does not disturb the SDA and SCL lines.


### **Data Transactions**

One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high states of the SCL and in the middle of the transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.




Data Validity

Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow. The following sections provide further details of this process.



The Master device on the bus always generates the Start and Stop Conditions (control codes). After a Start Condition is generated, the bus is considered busy and it retains this status until a certain time after a Stop Condition is generated. A high-to-low transition of the data line (SDA), while the clock (SCL) is high, indicates a Start Condition. A low-to-high transition of the SDA line, while the SCL is high, indicates a Stop Condition



In addition to the first Start Condition, a repeated Start Condition can be generated in the middle of a transaction. This allows another device to be accessed or a register read cycle.

### Acknowledge Cycle

The Acknowledge Cycle consists of two signals: the acknowledge clock pulse the master sends with each byte transferred, and the acknowledge signal sent by the receiving device.

The master generates the acknowledge clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases the SDA line (permits it to go high) to allow the receiver to send the acknowledge signal. The receiver must pull down the SDA line during the acknowledge clock pulse and ensure that SDA remains low during the high period of the clock pulse, thus signaling the correct reception of the last data byte and its readiness to receive the next byte.

### "ACKNOWLEDGE AFTER EVERY BYTE" Rule

The Master generates an acknowledge clock pulse after each byte transfer. The receiver sends an acknowledge signal after every byte received.

There is one exception to the "acknowledge after every byte" rule. When the master is the receiver, it must indicate to the transmitter an end of data by not-acknowledging ("negative acknowledge") the last byte clocked out of the slave. This

"negative acknowledge" still includes the acknowledge clock


### Addressing Transfer Formats

Each device on the bus has a unique slave address. The LP55281 operates as a slave device with 7-bit address. LP55281 I<sup>2</sup>C address is pin selectable from two different choices. The LP55281 address is 4Ch (SI/A0 = 0) or 4Dh (SI/A0 = 1) as selected with SI/A0 pin. If eighth bit is used for programming, the 8<sup>th</sup> bit is 1 for read and 0 for write.

Before any data is transmitted, the master transmits the address of the slave being addressed. The slave device should send an acknowledge signal on the SDA line, once it recognizes its address.

The slave address is the first seven bits after a Start Condition. The direction of the data transfer (R/W) depends on the bit sent after the slave address (the eighth bit).

When the slave address is sent, each device in the system compares this slave address with its own. If there is a match, the device considers itself addressed and sends an acknowledge signal. Depending upon the state of the R/W bit (1 for read, 0 for write), the device acts as a transmitter or a receiver.



I<sup>2</sup>C Device Address

### **Control Register Write Cycle**

- Master device generates start condition
- Master device sends slave address (7 bits) and the data direction bit (r/w=0).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- Slave sends acknowledge signal.
- Master sends data byte to be written to the addressed register.
- Slave sends acknowledge signal.
- If master will send further data bytes, the control register address will be incremented by one after acknowledge signal


• Write cycle ends when the master creates stop condition.

### Control Register Read Cycle


- Master device generates a start condition.
- Master device sends slave address (7 bits) and the data direction bit (r/w=0).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- Slave sends acknowledge signal.
- Master device generates repeated start condition.
- Master sends the slave address (7 bits) and the data direction bit (r/w=1).
- Slave sends acknowledge signal if the slave address is correct.
- Slave sends data byte from addressed register.
- If the master device sends acknowledge signal, the control register address will be incremented by one. Slave device sends data byte from addressed register.
- Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop condition.

	Address Mode
Data Read	<start condition=""></start>
	<slave address=""><r w="0">[Ack]</r></slave>
	<register address="">[Ack]</register>
	<repeated condition="" start=""></repeated>
	<slave address=""><r w="1">[Ack]</r></slave>
	[Register Data] <ack nack="" or=""></ack>
	additional reads from subsequent
	register address possible
	<stop condition=""></stop>
Data Write	<start condition=""></start>
	<slave address=""><r w="0">[Ack]</r></slave>
	<register address="">[Ack]</register>
	<register data="">[Ack]</register>
	additional writes to subsequent
	register address possible
	<stop condition=""></stop>

< > Data from master, [] data from slave




## When a READ function is to be accomplished, a WRITE function must precede the READ function, as shown in the Read Cycle wavefo查询"LP55281RL"供应商



- w = write (SDA = 0)
- r = read (SDA = 1)
- ack = acknowledge (SDA pulled down by either master or slave)
- rs = repeated start
- id = 7-bit device address

### I<sup>2</sup>C Timing Parameters

 $V_{DD1,2}$  = 3.0V to 4.5V,  $V_{DDIO}$  = 1.65V to  $V_{DD1,2}$ 



120	Timina	Diagram
1-0	ruuury	Diagraili

Symbol	Parameter Limit		Units	
		Min	Max	
1	Hold Time (repeated) START condition	0.6		μs
2	Clock Low Time	1.3		μs
3	Clock High Time	600		ns
4	Setup Time for a Repeated START Condition	600		ns
5	Data Hold Time	50		ns
6	Data Setup TIme	100		ns
7	Rise Time of SDA and SCL	20 + 0.1C <sub>b</sub>	300	ns
8	Fall Time of SDA and SCL	15 + 0.1C <sub>b</sub>	300	ns
9	Set-up Time for STOP condition	600		ns
10	Bus Free Time between a STOP and a START Condtion	1.3		μs
Cb	Capacitive Load for Each Bus Line	10	200	pF

Note: Data guaranteed by design

### Recommended External 資间"LP55281RL"供应商 Components

### OUTPUT CAPACITOR, Cout:

The output capacitor  $C_{OUT}$  directly affects the magnitude of the output ripple voltage. In general, the higher the value of  $C_{OUT}$ , the lower the output ripple magnitude. Multilayer ceramic capacitors with low ESR are the best choice. At the lighter loads, the low ESR ceramics offer a much lower  $V_{OUT}$  ripple than the higher ESR tantalums of the same value. At the higher loads, the ceramics offer a slightly lower  $V_{OUT}$  ripple magnitude than the tantalums of the same value. However, the dv/dt of the  $V_{OUT}$  ripple with the ceramics is much lower than the tantalums under all load conditions. Capacitor voltage rating must be sufficient, 10V or greater is recommended.

Some ceramic capacitors, espesically those in small packages, exhibit a strong capacitance reduction with the increased applied voltage. The capacitance value can fall to below half of the nominal capacitance. Too low output capacitance will increase the noise and it can make the boost converter unstable.

### INPUT CAPACITOR, C<sub>IN</sub>:

The input capacitor  $C_{IN}$  directly affects the magnitude of the input ripple voltage and to a lesser degree the  $V_{OUT}$  ripple. A higher value  $C_{IN}$  will give a lower  $V_{IN}$  ripple. Capacitor voltage rating must be sufficient, 10V or greater is recommended.

### LIST OF RECOMMENDED EXTERNAL COMPONENTS

### OUTPUT DIODE, D<sub>1</sub>:

A Schottky diode should be used for the output diode. To maintain high efficiency the average current rating of the schottky diode shoulde be larger than the peak inductor current (1A). Schottky diodes with a low forward drop and fast switching speeds are ideal for increasing efficiency in portable applications. Choose a reverse breakdown of the schottky diode larger than the output voltage. Do not use ordinary rectifier diodes, since slow switching speeds and long recovery times cause the efficiency and the load regulation to suffer.

### INDUCTOR, L:


The LP55281's high switching frequency enables the use of the small surface mount inductor. A 4.7  $\mu$ H shielded inductor is suggested for 2 MHz operation, 10  $\mu$ H should be used at 1 MHz. The inductor should have a saturation current rating higher than the peak current it will experience during circuit operation (~1A). Less than 300 m $\Omega$  ESR is suggested for high efficiency. Open core inductors cause flux linkage with circuit components and interfere with the normal operation of the circuit. This should be avoided. For high efficiency, choose an inductor with a high frequency core material such as ferrite to reduce the core losses. To minimize radiated noise, use a toroid, pot core or shielded core inductor. The inductor should be connected to the SW pin as close to the IC as possible. Recommended inductors are LPS3015 and LPS4012 from Coilcraft and VLF4012 from TDK.

Symbol	Symbol explanation	Value	Unit	Туре		
C <sub>VDD1</sub>	C between $V_{DD1}$ and GND	100	nF	Ceramic, X7R/X5R		
C <sub>VDD2</sub>	C between $V_{DD2}$ and GND	100	nF	Ceramic, X7R/X5R		
CVDDIO	C between $V_{DDIO}$ and GND	100	nF	Ceramic, X7R/X5R		
C <sub>VDDA</sub>	C between $V_{\text{DDA}}$ and GND	1	μF	Ceramic, X7R/X5R		
C <sub>OUT</sub>	C between FB and GND	10	μF	Ceramic, X7R/X5R		
C <sub>IN</sub>	C between battery voltage and GND	10	μF	Ceramic, X7R/X5R		
L <sub>BOOST</sub>	L between SW and VBAT at 2 MHz	4.7	μH	Shielded, low ESR, I <sub>SAT</sub> 1A		
C <sub>VREF</sub>	C between VREF and GND	100	nF	Ceramic, X7R		
CVDDIO	C between $V_{DDIO}$ and GND	100	nF	Ceramic, X7R		
R <sub>RGB</sub>	R between IRGB and GND	8.2	kΩ	±1%		
R <sub>RT</sub>	R between IRT and GND	82	kΩ	±1%		
D <sub>1</sub>	Rectifying Diode (V <sub>f</sub> @ maxload)	0.3	V	Schottky diode		
C <sub>ASE</sub>	C between Audio input and ASEx	100	nF	Ceramic, X7R/X5R		
LEDs		User defined				

### LP55281 Registers 查询"LP55281RL"供应商 Followi<del>ng table summarizes the register</del>s and their default values

Address	Register	D7	D6	D5	D4	D3	D2	D1	D0	
00h	RED1	R1 - IF	PLS[7:6]			R1_PV	VM[5:0]			
		0	0	0	0	0	0	0	0	
01h	GREEN1	G1 - IPLS[7:6] G1_PWM[5:0]								
		0	0	0	0	0	0	0	0	
02h	BLUE1	B1 - IPLS[7:6] B1_PWM[5:0]								
		0	0	0	0	0	0	0	0	
03h	RED2	R2 - IPLS[7:6] R2_PWM[5:0]								
		0	0	0	0	0	0	0	0	
04h	GREEN2	G2 - IF	PLS[7:6]			G2_PV	VM[5:0]	•		
		0	0	0	0	0	0	0	0	
05h	BLUE2	B2 - IF	PLS[7:6]		1	B2_PV	VM[5:0]			
		0	0	0	0	0	0	0	0	
06h	RED3	R3 - IF	PLS[7:6]			R3_PV	VM[5:0]			
		0	0	0	0	0	0	0	0	
07h	GREEN3	G3 - IF	PLS[7:6]			G3_PV	VM[5:0]			
		0	0	0	0	0	0	0	0	
08h	BLUE3	B3 - IF	PLS[7:6]		1	B3_PV	VM[5:0]			
-		0	0	0	0	0	0	0	0	
09h	RED4	R4 - IF	PLS[7:6]			R4_PV	VM[5:0]			
-		0	0	0	0	0	0	0	0	
0Ah	GREEN4	G4 - IF	PLS[7:6]			G4_PV	VM[5:0]			
		0	0	0	0	0	0	0	0	
0Bh	BLUE4	B4 - IF	PLS[7:6]			B4_PV	VM[5:0]	ļ		
		0	0	0	0	0	0	0	0	
0Ch	ALED				ALED[7:0]					
-		0	0	0	0	0	0	0	0	
0Dh	Audio Sync	(	AIN_SEL[2:	0]	DC_FREQ	EN_AGC	EN_SYNC	SPEED_	CTRL[1:0]	
	CTRL1	0	0	0	0	0	0	1	1	
0Eh	Audio Sync						THRESH	HOLD[3:0]		
	CTRL2					0	0	0	0	
0Fh	Boost Output	Boost[7:0]								
		0	0	1	1	1	1	1	1	
10h	Frequency		1	FPWM1	FPWM0			FRQ_SEL[2:0	)]	
	Selections			0	0		1	1	1	
11h	Enables	NSTBY	EN_BOOS	EN_AUTO		EN_RGB4	EN_RGB3	EN_RGB2	EN_RGB1	
			T	LOAD		_	_	_	-	
		0	0	0		0	0	0	0	
12h	LED Test				EN_LTEST		MUX_L	ED[3:0]		
					0	0	0	0	0	
13h	ADC Output				DATA[7:0]					
		0	0	0	0	0	0	0	0	
		r/o	r/o	r/o	r/o	r/o	r/o	r/o	r/o	
60h	Reset	Writing any data to Reset Register resets LP55281								

Note: r/o = read-only



查询"LP55281RL"供应商

查询"LP55281RL"供应商

## Notes

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959 National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790 National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560