

FAIRCHILD

SEMICONDUCTOR

August 1986 Revised May 2000

DM74S373 • DM74S374 3-STATE Octal D-Type Transparent Latches and Edge-Triggered Flip-Flops

General Description

These 8-bit registers feature totem-pole 3-STATE outputs designed specifically for driving highly-capacitive or relatively low-impedance loads. The high-impedance state and increased high-logic-level drive provide these registers with the capability of being connected directly to and driving the bus lines in a bus-organized system without need for interface or pull-up components. They are particularly attractive for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

The eight latches of the DM74S373 are transparent D-type latches meaning that while the enable (G) is HIGH the Q outputs will follow the data (D) inputs. When the enable is taken LOW the output will be latched at the level of the data that was set up.

The eight flip-flops of the DM74S374 are edge-triggered Dtype flip-flops. On the positive transition of the clock, the Q outputs will be set to the logic states that were set up at the D inputs. Schmitt-trigger buffered inputs at the enable/clock lines simplify system design as ac and dc noise rejection is improved by typically 400 mV due to the input hysteresis. A buffered output control input can be used to place the eight outputs in either a normal logic state (HIGH or LOW logic levels) or a high-impedance state. In the high-impedance state the outputs neither load nor drive the bus lines significantly.

The output control does not affect the internal operation of the latches or flip-flops. That is, the old data can be retained or new data can be entered even while the outputs are OFF.


Features


- Choice of 8 latches or 8 D-type flip-flops in a single package
- 3-STATE bus-driving outputs
- Full parallel-access for loading
- Buffered control inputs
- P-N-P input reduce D-C loading on data lines

Ordering Code:

Order Number	Package Number	Package Description
DM74S373WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74S373N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DM74S374WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300 Wide
DM74S374N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Devices also available	in Tape and Reel. Specify	/ by appending the suffix letter "X" to the ordering code.

Connection Diagrams





© 2000 Fairchild Semiconductor Corporation DS006486



DM74S373 • DM74S374

Truth Tables DM74S373

	511140		
Output	Enable	D	Output
Control	G		
L	Н	Н	Н
L	н	L	L
L	L	Х	Q_0
н	х	Х	Z

	DM74S374							
Output	Clock	D	Output					
Control								
L	↑	Н	Н					
L	↑	L	L					
L	L	Х	Q ₀					

Х

Ζ

Х


н


H = HIGH Level (Steady State)

L = LOW Level (Steady State) X = Don't Care

 $\begin{array}{l} \text{A} = \text{Donn Care} \\ \text{Z} = \text{High Impedance State} \\ \uparrow = \text{Transition from LOW-to-HIGH level,} \\ \text{Q}_0 = \text{The level of the output before steady-state input conditions were} \end{array}$ established.

Logic Diagrams





www.fairchildsemi.com

2

Absolute Maximum Ratings(Note 1)

Supply Voltage	7V
Input Voltage	5.5V
Operating Free Air Temperature Range	$0^{\circ}C$ to $+70^{\circ}C$
Storage Temperature Range	$-65^{\circ}C$ to $+150^{\circ}C$

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

DM74S373 Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units	
V _{CC}	Supply Voltage		4.75	5	5.25	V	
V _{IH}	HIGH Level Input Voltage		2			V	
V _{IL}	LOW Level Input Voltage				0.8	V	
I _{ОН}	HIGH Level Output Current				-6.5	mA	
I _{OL}	LOW Level Output Current				20	mA	
t _W	Pulse Width (Note 2) Er	nable HIGH	6			ns	
	Er	nable LOW	7.3				
t _W	Pulse Width (Note 3) Er	nable HIGH	15			ns	
	Er	nable LOW	15			ns	
t _{SU}	Data Setup Time (Note 4)(Note 5)		0↓			ns	
^t H	Data Hold Time (Note 4)(Note 5)	1	10↓			ns	
T _A	Free Air Operating Temperature		0		70	°C	

Note 2: $C_L = 15 \text{ pF}$, $R_L = 280\Omega$, $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 3: C_L = 50 pF and R_L = 280Ω, T_A = 25°C and V_{CC} = 5V.

Note 4: The symbol (\downarrow) indicates the falling edge of the clock pulse is used for reference.

Note 5: $T_A=25^\circ C$ and $V_{CC}=5V.$

DM74S373 Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter		Conditions	Min	Typ (Note 6)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -$	–18 mA			-1.2	V
V _{OH}	HIGH Level	$V_{CC} = Min, I_{OH}$	= Max	2.4	3.2		V
	Output Voltage	$V_{IL} = Max, V_{IH} =$	= Min	2.4	3.2		v
V _{OL}	LOW Level	$V_{CC} = Min, I_{OL}$	= Max			0.5	V
	Output Voltage	$V_{IH} = Min, V_{IL} =$	Max			0.5	v
l _l	Input Current @ Max Input Voltage	$V_{CC} = Max, V_{I} =$	= 5.5V			1	mA
I _{IH}	HIGH Level Input Current	V _{CC} = Max, V _I =	= 2.7V			50	μA
IIL	LOW Level Input Current	$V_{CC} = Max, V_{I} =$	= 0.5V			-250	μA
I _{OZH}	Off-State Output Current with	$V_{CC} = Max, V_O$	= 2.4V			50	μA
	HIGH Level Output Voltage Applied	$V_{IH} = Min, V_{IL} =$	Max			50	μΛ
I _{OZL}	Off-State Output Current with	$V_{CC} = Max, V_O$	= 0.5V			-50	μA
	LOW Level Output Voltage Applied	$V_{IH} = Min, V_{IL} =$	Max			-30	μΛ
l _{os}	Short Circuit Output Current	V _{CC} = Max (No	te 7)	-40		-100	mA
I _{CC}	Supply Current	V _{CC} = Max	Outputs HIGH or LOW		105	160	mA
			Outputs Disabled			190	

Note 6: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 7: Not more than one output should be shorted at a time, and the duration should not exceed one second.

		$d T_A = 25^{\circ}C$				R ₁ =	280 Ω		
Symbol		Parameter	From (I	nput)	C _L = 15 pF		C _L = 50 pF		Units
				To (Output)		Max	Min	Max	
PLH	Propa	gation Delay Time	Data to Any C)		12		14	ns
		to-HIGH Level Output							
PHL		gation Delay Time	Data to Any C	2		12		16	ns
		-to-LOW Level Output							
PLH		gation Delay Time to-HIGH Level Output	Enable to Any	Q		14		14	ns
PHL		gation Delay Time							
FUL	HIGH-to-LOW Level Output		Enable to Any	Q		18		21	ns
PZH	Enabl	e Time to	Output Ocation	14. 40		45		47	
	HIGH	Level Output	Output Contro	ol to Any Q		15		17	ns
PZL	Outpu	t Enable Time to	Output Contro	to Any O		18		23	ns
		Level Output	Caipar Colline			10		23	115
PHZ		t Disable Time to	Output Contro	ol to Any Q		9			ns
		Level Output (Note 8)		-					
PLZ		t Disable Time to	Output Contro	ol to Any Q		12			ns
Note 8: C ₁		Level Output (Note 8)							
v _{cc}	ol	Supply Voltage	neter	Mir 4.7		5	5.25		Units V
			lictor	Mir					
		Supply Voltage				5			V
/ _{IH}		Supply Voltage HIGH Level Input Voltage				5	5.25	5	V V
V _{IH} V _{IL}		Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage				5	0.8	5	V V V
V _{IH} V _{IL} ОН		Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Currer	nt			5	5.25	5	V V
V _{IH} V _{IL}		Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage	nt			5	5.25 0.8 6.5	5	V V V mA
V _{IH} V _{IL} OH OL		Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Currer LOW Level Output Curren	nt t	4.7		5	5.25 0.8 6.5 20	5	V V MA mA
V _{IH} V _{IL} OH OL CLK		Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Currer LOW Level Output Curren Clock Frequency (Note 9)	nt t	4.7		5	5.25 0.8 -6.5 20 75	5	V V MA MHz
V _{IH} VIL OH OL CLK CLK		Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Currer LOW Level Output Curren Clock Frequency (Note 9) Clock Frequency (Note 10 Pulse Width (Note 9)	nt t D) Clock HIGH Clock LOW	4.7 0 0 0 6 7.3	5	5	5.25 0.8 -6.5 20 75	5	V V mA MHz MHz
V _{IH} VIL OH OL CLK CLK		Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Currer LOW Level Output Curren Clock Frequency (Note 9) Clock Frequency (Note 10 Pulse Width (Note 9) Pulse Width	nt t Clock HIGH Clock LOW Clock HIGH	4.7 0 0 0 6 7.3 15	5	5	5.25 0.8 -6.5 20 75	5	V V MA MHz
VIH OH OL CLK CLK W		Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Currer LOW Level Output Curren Clock Frequency (Note 9) Clock Frequency (Note 10 Pulse Width (Note 9) Pulse Width (Note 10)	nt t D) Clock HIGH Clock LOW Clock HIGH Clock LOW	4.7: 0 0 0 6 7.3 15 15	5	5	5.25 0.8 -6.5 20 75	5	V V mA MHz MHz ns
VIH VIL OH CLK CLK W		Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Currer LOW Level Output Curren Clock Frequency (Note 9) Clock Frequency (Note 10 Pulse Width (Note 9) Pulse Width (Note 10) Data Setup Time (Note 11	nt t Clock HIGH Clock LOW Clock HIGH Clock LOW Clock LOW	4.7: 0 0 0 6 7.3 15 15 5	5	5	5.25 0.8 -6.5 20 75	5	V V mA MHz MHz ns
VIH OH OL CLK CLK W		Supply Voltage HIGH Level Input Voltage LOW Level Input Voltage HIGH Level Output Currer LOW Level Output Curren Clock Frequency (Note 9) Clock Frequency (Note 10 Pulse Width (Note 9) Pulse Width (Note 10)	nt t Clock HIGH Clock LOW Clock HIGH Clock LOW Clock LOW)(Note 12)	4.7: 0 0 0 6 7.3 15 15	5	5	5.25 0.8 -6.5 20 75	5	V V mA MHz MHz ns

Over recon	nmended operating free air temperature	(unless otherwise no	oted)				
Symbol	Parameter	Co	nditions	Min	Typ (Note 13)	Max	Units
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -1$	18 mA			-1.2	V
V _{OH}	HIGH Level Output Voltage	$V_{CC} = Min, I_{OH} =$ $V_{IL} = Max, V_{IH} =$		2.4	3.2		V
V _{OL}	LOW Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$ $V_{CC} = Max, V_{I} = 5.5V$				0.5	V
I _I	Input Current @ Max Input Voltage				1	1	mA
I _H	HIGH Level Input Current	$V_{CC} = Max, V_I = 2$	2.7V			50	μA
IIL	LOW Level Input Current	$V_{CC} = Max, V_I = 0$	0.5V			-250	μA
I _{OZH}	Off-State Output Current with HIGH Level Output Voltage Applied	$V_{CC} = Max, V_O =$ $V_{IH} = Min, V_{IL} = N$				50	μA
I _{OZL}	Off-State Output Current with LOW Level Output Voltage Applied	$V_{CC} = Max, V_O = 0.5V$ $V_{IH} = Min, V_{IL} = Max$				-50	μΑ
I _{OS}	Short Circuit Output Current	V _{CC} = Max (Note	14)	-40		-100	mA
I _{CC}	Supply Current	V _{CC} = Max	Outputs HIGH		1	110	
			Outputs LOW		90	140	mA
			Outputs Disabled			160	Î

Note 13: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 14: Not more than one output should be shorted at a time, and the duration should not exceed one second.

DM74S374 Switching Characteristics

at V_{CC} = 5V and T_A = 25°C

	Parameter						
Symbol		From (Input)	C _L = 15 pF		C _L = 50 pF		Units
		To (Output)	Min	Max	Min	Max	-
f _{MAX}	Maximum Clock Frequency			75		75	MHz
t _{PLH}	Propagation Delay Time LOW-to-HIGH Level Output	Clock to Any Q		15		15	ns
t _{PHL}	Propagation Delay Time HIGH-to-LOW Level Output	Clock to Any Q		17		20	ns
t _{PZH}	Output Enable Time to HIGH Level Output	Output Control to Any Q		15		17	ns
t _{PZL}	Output Enable Time to LOW Level Output	Output Control to Any Q		18		23	ns
t _{PHZ}	Output Disable Time from HIGH Level Output (Note 15)	Output Control to Any Q		9			ns
t _{PLZ}	Output Disable Time from LOW Level Output (Note 15)	Output Control to Any Q		12			ns

Note 15: C_L = 5 pF

