FAIRCHILD

SEMICONDUCTOR

#### April 1988 Revised August 2000

## 74F32 Quad 2-Input OR Gate


#### **General Description**

This device contains four independent gates, each of which performs the logic OR function.


#### **Ordering Code:**

Order Number	Package Number	Package Description					
74F32SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow					
74F32SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide					
74F32MTC	MTC14	14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide					
74F32PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide					

#### Logic Symbol



#### **Connection Diagram**



#### **Unit Loading/Fan Out**

Pin Names	Description	U.L. HIGH/LOW	Input I <sub>IH</sub> /I <sub>IL</sub> Output I <sub>OH</sub> /I <sub>OL</sub>		
A <sub>n</sub> , B <sub>n</sub>	Inputs	1.0/1.0	20 µA/-0.6 mA		
On	Outputs	50/33.3	–1 mA/20 mA		

© 2000 Fairchild Semiconductor Corporation DS009463



#### Absolute Maximum Ratings(Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bia	s −55°C to +125°C
Junction Temperature under Bia	as -55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pir	–0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output	
in HIGH State (with $V_{CC} = 0V$	)
Standard Output	–0.5V to V <sub>CC</sub>
3-STATE Output	-0.5V to +5.5V
Current Applied to Output	
in LOW State (Max)	twice the rated I <sub>OL</sub> (mA)
ESD Last Passing Voltage (Min	) 4000V

# Recommended Operating Conditions

Free Air Ambient	Temperature
Supply Voltage	

0°C to +70°C +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

### **DC Electrical Characteristics**

Symbol	Parameter		Min	Тур	Max	Units	V <sub>cc</sub>	Conditions	
V <sub>IH</sub>	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V <sub>IL</sub>	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V <sub>CD</sub>	Input Clamp Diode Voltage				-1.2	V	Min	I <sub>IN</sub> = -18 mA	
V <sub>OH</sub>	Output HIGH	10% V <sub>CC</sub>	2.5			V	Min	I <sub>OH</sub> = -1 mA	
	Voltage	5% V <sub>CC</sub>	2.7					$I_{OH} = -1 \text{ mA}$	
V <sub>OL</sub>	Output LOW	10% V <sub>CC</sub>			0.5	V	Min	I <sub>OL</sub> = 20 mA	
	Voltage				0.5	v	IVIIII		
IIH	Input HIGH				5.0		Max	V <sub>IN</sub> = 2.7V	
	Current				5.0	μA	IVIAX		
I <sub>BVI</sub>	Input HIGH Current				7.0		Max	$V_{-70}$	
	Breakdown Test				7.0	μA	IVIAX	V <sub>IN</sub> = 7.0V	
ICEX	Output HIGH				50	μA	Max	$V_{OUT} = V_{CC}$	
	Leakage Current				50	μΛ	IVIAA	VOUT - VCC	
V <sub>ID</sub>	Input Leakage		4.75			v	0.0	I <sub>ID</sub> = 1.9 μA	
	Test		4.75			v	0.0	All Other Pins Grounded	
I <sub>OD</sub>	Output Leakage			2.75	3.75	μA	0.0	V <sub>IOD</sub> = 150 mV	
	Circuit Current				3.75	μΑ	0.0	All Other Pins Grounded	
IIL	Input LOW Current				-0.6	mA	Max	$V_{IN} = 0.5V$	
I <sub>OS</sub>	Output Short-Circuit Current		-60		-150	mA	Max	$V_{OUT} = 0V$	
I <sub>CCH</sub>	Power Supply Current			6.1	9.2	mA	Max	V <sub>O</sub> = HIGH	
I <sub>CCL</sub>	Power Supply Current			10.3	15.5	mA	Max	$V_{O} = LOW$	

#### **AC Electrical Characteristics**

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_A = -55^{\circ}C \text{ to } +125^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$		$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units										
												Min	Тур	Max	Min	Max	Min	Max	
										t <sub>PLH</sub>	Propagation Delay	3.0	4.2	5.6	3.0	7.5	3.0	6.6	ns
t <sub>PHL</sub>	A <sub>n</sub> , B <sub>n</sub> to O <sub>n</sub>	3.0	4.0	5.3	2.5	7.5	3.0	6.3											

