

June 1993 Revised March 1999

74LVX574

Low Voltage Octal D-Type Flip-Flop with 3-STATE Outputs

General Description

The LVX574 is a high-speed octal D-type flip-flop which is controlled by an edge-triggered clock input (CP) and a buffered common Output Enable ($\overline{\text{OE}}$) input. When the $\overline{\text{OE}}$ input is HIGH, the eight outputs are in a high impedance state. The LVX574 is functionally identical to the LVX374 but with inputs and outputs on opposite sides of the pack-

age. The inputs tolerate up to 7V allowing interface of 5V systems to 3V systems.

Features


- Input voltage translation from 5V to 3V
- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance

Ordering Code:


Order Number	Package Number	Package Description
74LVX574M	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74LVX574SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74LVX574MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbol



Connection Diagram



Pin Descriptions

Pin Names	Description
D ₀ –D ₇	Data Inputs
СР	Clock Pulse Input
ŌĒ	3-STATE Output Enable Input
O ₀ -O ₇	3-STATE Outputs

Functional Description

The LVX574 consists of eight edge-triggered flip-flops with individual D-type inputs and 3-STATE true outputs. The buffered clock and buffered Output Enable are common to all flip-flops. The eight flip-flops will store the state of their individual D inputs that meet the setup and hold time requirements on the LOW-to-HIGH Clock (CP) transition. With the Output Enable (OE) LOW, the contents of the eight flip-flops are available at the outputs. When the OE is HIGH, the outputs go to the high impedance state. Operation of the OE input does not affect the state of the flip-


Truth Table

	Outputs		
D _n	СР	O _n	
Н	~	L	Н
L	~	L	L
Х	X	Н	Z

- H = HIGH Voltage Level
- L = LOW Voltage Level
- X = Immaterial
- Z = High Impedance

 Z = LOW-to-HIGH Transition

Logic Diagram



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

DC Input Diode Current (I_{IK})

 $V_{I} = -0.5 V \\ DC \ Input \ Voltage \ (V_{I}) \\ -0.5 V \ to \ 7 V$

DC Output Diode Current (I_{OK})

 $V_{O} = -0.5 V$ -20 mA $V_{O} = V_{CC} + 0.5 V$ +20 mA

DC Output Voltage (V $_{\rm O}$) $-0.5 {\rm V~to~V}_{\rm CC} + 0.5 {\rm V}$

DC Output Source

or Sink Current (I_O) ± 25 mA

DC V_{CC} or Ground Current

Recommended Operating Conditions (Note 2)

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V _{cc}	T _A = +25°C		$T_A = -40^{\circ}C$ to $+85^{\circ}C$		Units	Conditions		
Symbol	r ai ailletei	• CC	Min	Тур	Max	Min	Max	Units	Conditions	
V _{IH}	HIGH Level	2.0	1.5			1.5				
	Input Voltage	3.0	2.0			2.0		V		
		3.6	2.4			2.4				
V _{IL}	LOW Level	2.0			0.5		0.5			
	Input Voltage	3.0			0.8		0.8	V		
		3.6			0.8		0.8			
V _{OH}	HIGH Level	2.0	1.9	2.0		1.9			$V_{IN} = V_{IH} \text{ or } V_{IL} I_{OH} = -50 \mu\text{A}$	
	Output Voltage	3.0	2.9	3.0		2.9		V	$I_{OH} = -50 \mu A$	
		3.0	2.58			2.48			$I_{OH} = -4 \text{ mA}$	
V _{OL}	LOW Level	2.0		0.0	0.1		0.1		$V_{IN} = V_{IH} \text{ or } V_{IL} I_{OL} = 50 \mu\text{A}$	
	Output Voltage	3.0		0.0	0.1		0.1	V	$I_{OL} = 50 \mu A$	
		3.0			0.36		0.44		$I_{OL} = 4 \text{ mA}$	
I _{OZ}	3-STATE Output	3.6			±0.25		±2.5	μΑ	$V_{IN} = V_{IH}$ or V_{IL}	
	Off-State Current								$V_{OUT} = V_{CC}$ or GND	
I _{IN}	Input Leakage Current	3.6			±0.1		±1.0	μΑ	V _{IN} = 5.5V or GND	
I _{CC}	Quiescent Supply Current	3.6			4.0		40.0	μΑ	V _{IN} = V _{CC} or GND	

Noise Characteristics (Note 3)

			_				
Symbol	Parameter	V _{CC}	$T_A = 25^{\circ}C$		Units	C _I (pF)	
	T didnictor	(V)	Тур	Limit	Omio	-L (F-)	
V_{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	0.5	0.8	V	50	
V_{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	-0.5	-0.8	V	50	
V_{IHD}	Minimum HIGH Level Dynamic Input Voltage	3.3		2.0	V	50	
V_{ILD}	Maximum LOW Level Dynamic Input Voltage	3.3		0.8	V	50	

Note 3: (Input $t_r = t_f = 3 \text{ ns}$)

AC Electrical Characteristics (Note 4)

Symbol	Parameter	V _{CC}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units	Conditions	
Syllibol		(V)	Min	Тур	Max	Min	Max	Ullits	Conditions
f _{MAX}	Maximum	2.7	60	115		50			C _L = 15 pF
	Clock	l l	45	60		40		MHZ	C _L = 50 pF
	Frequency	3.3 ± 0.3	80	125		65		IVITIZ	C _L = 15 pF
		Ī	50	75		45			C _L = 50 pF
t _{PLH}	Propagation	2.7		9.2	14.5	1.0	17.5		C _L = 15 pF
t _{PHL}	Delay Time	l l		11.5	18.0	1.0	21.0	ns	C _L = 50 pF
	CP to O _n	3.3 ± 0.3		8.5	13.2	1.0	15.5	115	C _L = 15 pF
		Ī		11.0	16.7	1.0	19.0		C _L = 50 pF
t _{PZL}	3-STATE Output	2.7		9.8	15.0	1.0	18.5		$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$
t_{PZH}	Enable Time			11.4	18.5	1.0	22.0	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$
		3.3 ± 0.3		8.2	12.8	1.0	15.0	115	$C_L = 15 \text{ pF}, R_L = 1 \text{ k}\Omega$
		Ī		10.7	16.3	1.0	18.5		$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$
t _{PLZ}	3-STATE Output	2.7		12.1	19.1	1.0	22.0	ns	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$
t _{PHZ}	Disable Time	3.3 ± 0.3		11.0	15.0	1.0	17.0	115	$C_L = 50 \text{ pF}, R_L = 1 \text{ k}\Omega$
t _W	CP Pulse	2.7	6.5			7.5		ns	
	Width	3.3 ± 0.3	5.0			5.0		115	
t _S	Setup Time	2.7	5.0			5.0		ns	
	D _n to CP	3.3 ± 0.3	3.5			3.5		115	
t _H	Hold Time	2.7	1.5			1.5		ns	
	D _n to CP	3.3 ± 0.3	1.5			1.5		115	
toshl	Output to Output	2.7			1.5		1.5	ns	C _L = 50 pF
toslh	Skew (Note 4)	3.3			1.5		1.5	115	


 $\textbf{Note 4:} \ \text{Parameter guaranteed by design.} \ t_{\text{OSLH}} = |t_{\text{PLHm}} - t_{\text{PLHn}}|, \ t_{\text{OSHL}} = |t_{\text{PHLm}} - t_{\text{PHLn}}|.$


Capacitance

Symbol	Parameter		$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		Units
	T di diffetei	Min	Тур	Max	Min	Max	i omio
C _{IN}	Input Capacitance		4	10		10	pF
C _{OUT}	Output Capacitance		6				pF
C _{PD}	Power Dissipation		27				pF
	Capacitance (Note 5)						

Note 5: CPD is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation: $I_{CC(opr.)} = \frac{C_{PD} \times V_{CC} \times f_{IN} + I_{CC}}{6 \text{ (per latch)}}$





LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com