

April 1988 Revised August 1999

74F114

Dual JK Negative Edge-Triggered Flip-Flop with Common Clocks and Clears

General Description

The 74F114 contains two high-speed JK flip-flops with common Clock and Clear inputs. Synchronous state changes are initiated by the falling edge of the clock. Triggering occurs at a voltage level of the clock and is not directly related to the transition time. The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock. A LOW signal on $\overline{S}_{\overline{D}}$ or $\overline{C}_{\overline{D}}$ prevents clocking and forces Q or \overline{Q} HIGH, respectively.

Simultaneous LOW signals on \overline{S}_D and \overline{C}_D force both Q and \overline{Q} HIGH.

Asynchronous Inputs:


LOW input to \overline{S}_D sets Q to HIGH level LOW input to \overline{C}_D sets Q to LOW level Clear and Set are independent of Clock Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both Q and \overline{Q} HIGH

Ordering Code:


Order Number	Package Number	Package Description
74F114SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
74F114PC	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Unit Loading/Fan Out

Din Names	Donasistics.	U.L.	Input I _{IH} /I _{IL}	
Pin Names	Description	HIGH/LOW	Output I _{OH} /I _{OL}	
J ₁ , J ₂ , K ₁ , K ₂	Data Inputs	1.0/1.0	20 μA/-0.6 mA	
CP	Clock Pulse Input (Active Falling Edge)	1.0/8.0	20 μA/–4.8 mA	
C _D	Direct Clear Input (Active LOW)	1.0/10.0	20 μA/–6.0 mA	
\overline{S}_{D1} , \overline{S}_{D2}	Direct Set Inputs (Active LOW)	1.0/5.0	20 μA/–3.0 mA	
$Q_1, Q_2, \overline{Q}_1, \overline{Q}_2$	Outputs	50/33.3	−1 mA/20 mA	

Truth Table

		Outputs				
S _D	CD	СР	J	K	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Χ	Χ	Χ	L	Н
L	L	Χ	X	Χ	Н	Н
Н	Н	\sim	h	h	\overline{Q}_0	Q_0
Н	Н	\sim	- 1	h	L	Н
Н	Н	~	h	1	Н	L
Н	Н	\sim	1	- 1	Q_0	\overline{Q}_0


- H (h) = HIGH Voltage Level L (h) = LOW Voltage Level X = Immaterial

- \sim = HIGH-to-LOW Clock Transition Q0 (\$\overline{Q}_0\$) = Before HIGH-to-LOW Transition of Clock

Lower case letters indicate the state of the referenced input or output one setup time prior to the HIGH-to-LOW clock transition.

Logic Diagram

(one half shown)



Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

Absolute Maximum Ratings(Note 1)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65^{\circ}\mbox{C to } +150^{\circ}\mbox{C} \\ \mbox{Ambient Temperature under Bias} & -55^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$

Voltage Applied to Output

in HIGH State (with $V_{CC} = 0V$)

 $\begin{array}{lll} \mbox{Standard Output} & -0.5\mbox{V to V}_{\mbox{CC}} \\ \mbox{3-STATE Output} & -0.5\mbox{V to +5.5V} \end{array}$

Current Applied to Output

in LOW State (Max) twice the rated I_{OL} (mA)

Recommended Operating Conditions

Free Air Ambient Temperature 0°C to +70°C Supply Voltage +4.5V to +5.5V

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics


Symbol	Parameter		Min	Тур	Max	Units	v _{cc}	Conditions	
V _{IH}	Input HIGH Voltage		2.0			V		Recognized as a HIGH Signal	
V _{IL}	Input LOW Voltage				0.8	V		Recognized as a LOW Signal	
V _{CD}	Input Clamp Diode Voltage				-1.2	V	Min	I _{IN} = -18 mA	
V _{OH}	Output HIGH	10% V _{CC}	2.5			V	Min	I _{OH} = -1 mA	
	Voltage	$5\% V_{CC}$	2.7					$I_{OH} = -1 \text{ mA}$	
V _{OL}	Output LOW	10% V _{CC}			0.5	V	Min	I _{OL} = 20 mA	
	Voltage								
I _{IH}	Input HIGH				5.0		Maria	\/ 0.7\/	
	Current				5.0	μА	Max	V _{IN} = 2.7V	
I _{BVI}	Input HIGH Current				7.0		Max	V _{IN} = 7.0V	
	Breakdown Test				7.0	μΑ	IVIAX	V _{IN} = 7.0V	
I _{CEX}	Output High				50		Max	V -V	
	Leakage Current				30	μA Max		$V_{OUT} = V_{CC}$	
V _{ID}	Input Leakage		4.75			V	0.0	$I_{ID} = 1.9 \mu A$	
	Test		4.75			V	0.0	All Other Pins Grounded	
l _{OD}	Output Leakage				3.75	μА	0.0	V _{IOD} = 150 mV	
	Circuit Current			3.73	μΛ	0.0	All Other Pins Grounded		
I _{IL}	Input LOW Current				-0.6			$V_{IN} = 0.5V (J_n, K_n)$	
	-3.0				$V_{IN} = 0.5V (\overline{S}_{Dn})$				
					-4.8	mA Max	Max	$V_{IN} = 0.5V (\overline{CP})$	
					-6.0			$V_{IN} = 0.5V (\overline{C}_{Dn})$	
los	Output Short-Circuit Current		-60		-150	mA	Max	V _{OUT} = 0V	
Іссн	Power Supply Current			12.0	19.0	mA	Max	V _O = HIGH	
I _{CCL}	Power Supply Current			12.0	19.0	mA	Max	$V_O = LOW$	


AC Electrical Characteristics

Symbol	Parameter	$T_{A} = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$			$T_{A} = 0^{\circ}C \text{ to } +70^{\circ}C$ $V_{CC} = +5.0V$ $C_{L} = 50 \text{ pF}$		Units	
		Min	Тур	Max	Min	Max	1	
f _{MAX}	Maximum Clock Frequency	75	95		70		MHz	
t _{PLH}	Propagation Delay	3.0	5.0	6.5	3.0	7.5	ns	
t _{PHL}	CP to Q _n or Q _n	3.0	5.5	7.5	3.0	8.5		
t _{PLH}	Propagation Delay	3.0	4.5	6.5	3.0	7.5	ns	
t _{PHL}	\overline{C}_{Dn} or \overline{S}_{Dn} to Q_n or \overline{Q}_n	3.0	4.5	6.5	3.0	7.5		

AC Operating Requirements

		$T_A = +25^{\circ}C$ $V_{CC} = +5.0V$		$T_A = 0$ °C to +70°C $V_{CC} = +5.0V$		Units
Symbol	Parameter					
		Min	Max	Min	Max	
t _S (H)	Setup Time, HIGH or LOW	4.0		5.0		
t _S (L)	J_n or K_n to \overline{CP}	3.0		3.5		ns
t _H (H)	Hold Time, HIGH or LOW	0		0		ns
t _H (L)	J_n or K_n to \overline{CP}	0		0		
t _W (H)	CP Pulse Width	4.5		5.0		ns
t _W (L)	HIGH or LOW	4.5		5.0		115
t _W (L)	\overline{C}_{Dn} or \overline{S}_{Dn} Pulse Width,	4.5		5.0		ns
	LOW					
t _{REC}	Recovery Time	4.0		5.0		ns
	\overline{S}_{Dn} , \overline{C}_{Dn} , to \overline{CP}					





14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N14A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com