



bq24020, bq24022, bq24023 bq24024, bq24025, bq24026 bq24027 SLUS549D-DECEMBER 2002-REVISED MARCH 2006

SINGLE-CHIP, LI-ION AND LI-POL CHARGER IC WITH AUTONOMOUS USB-PORT AND AC-ADAPTER SUPPLY MANAGEMENT (bqTINY™-II)

FEATURES

- Small 3 mm x 3 mm MLP Package
- Charges and powers Systems from Either AC Adapter or USB With Autonomous power-Source Selection
- Integrated USB Control With Selectable 100 mA and 500 mA Charge Rates
- Ideal for Low-Dropout Charger Designs for Single-Cell Li-Ion or Li-pol Packs in Space Limited portable applications
- Integrated power FET and Current Sensor for Up to 1-A Charge applications From AC Adapter
- Precharge Conditioning With Safety Timer
- power Good (AC Adapter Present) Status Output
- Optional Battery Temperature Monitoring Before and During Charge
- Automatic Sleep Mode for Low-power Consumption

APPLICATIONS


- PDAs, MP3 Players
- Digital Cameras
- Internet appliances
- Smartphones

DESCRIPTION

The bqTINY-II series are highly-integrated, flexible Li-Ion linear charge and system power management devices for space-limited charger applications. In a single monolithic device, the bqTINY-II offers integrated USB-port and ac-adapter supply management with autonomous power-source selection, power-FET and current-sensor interfaces, high-accuracy current and voltage regulation, charge status, and charge termination.

The bqTINY-II automatically selects the USB-port or the ac-adapter as the power source for the system. In the USB configuration, the host can select from two preset charge rates of 100 mA or 500 mA. In the ac-adapter configuration, an external resistor sets the system or charge current.

The bqTINY-II charges the battery in three phases: conditioning, constant current, and constant voltage. Charge is terminated based on minimum current. An internal charge timer provides a backup safety for charge termination. The bqTINY-II automatically restarts the charge if the battery voltage falls below an internal threshold. The bqTINY-II automatically enters sleep mode when both supplies are removed.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. bqTINY is a trademark of Texas Instruments.

ba24020, ba24022, ba2 bq24024, bq24025, bq24026 bq24027





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Different versions of the bgTINY-II offer many additional features. These include a temperature-sensor input for detecting hot or cold battery packs, a power-good output (PG) indicating the presence of input power, a TTL-level charge-enable input (CE) used to disable or enable the charge process, and a TTL-level timer and taper-detect enable input (TTE) used to disable or enable the fast-charge timer and charge termination.

Tj	CHARGE REGULATION VOLTAGE (V)(1)	OPTIONAL FUNCTIONS ⁽¹⁾	FAST-CHARGE TIMER (Hours)	TAPER TIMER	USB TAPER THRESHOLD	PART NUMBER(2)	MARKINGS
	4.2	CE and TS	5	Yes	10% of ISET1 Level	bq24020DRCR	AZS
	4.2	PG and CE	5	Yes	10% of ISET1 Level	bq24022DRCR	AZU
	4.2	CE and TTE	5	Yes	10% of ISET1 Level	bq24023DRCR	AZV
-40°C	4.2	TTE and TS	5	Yes	10% of ISET1 Level	bq24024DRCR	AZW
to 125°C	4.2	CE and TS	7	Yes	10% of ISET1 Level	bq24025DRCR	AZX
120 0	4.2	TE and TS	7	No	10% of selected USB charge rate	bq24026DRCR	ANR
-	4.2	PG and CE	7	No	10% of selected USB charge rate	bq24027DRCR	ANS

ORDERING INFORMATION

(1) The DRC package is available taped and reeled only in quantities of 3,000 devices per reel. CO

Dissipation Ratings

PACKAGE	θ_{JA}	T _A < 40°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C
DRC ⁽¹⁾	46.87 °C/W	1.5 W	0.021 W/°C

(1) This data is based on using the JEDEC High-K board and the exposed die pad is connected to a copper pad on the board. This is connected to the ground plane by a 2x3 via matrix.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		bq24020, bq24022, bq24023, bq24024 bq24025, bq24026 bq24027	UNIT
Input voltage ⁽²⁾	AC, CE, ISET1, ISET2, OUT, PG, STAT1, STAT2, TE, TS, TTE, USB	-0.3 to 7.0	V
Output sink/source current	STAT1, STAT2, PG	15	mA
Output current	TS	200	μΑ
Output current	OUT	1.5	А
Operating free-air temperatur	e range, T _A	40 to 405	
Junction temperature range,	TJ	40 to 125	•
Storage temperature, T _{stg}	-65 to 150	°C	
Lead temperature 1,6 mm (1/	300	1	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to V_{SS}.

TEXAS INSTRUMENTS www.ti.com

SLUS549D-DECEMBER 2002-REVISED MARCH 2006

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

	MIN	NOM MAX	UNIT
Supply voltage (from AC input), V _{CC}	4.5	6.5	V
Supply voltage (from USB input), V_{CC}	4.35	6.5	V
Operating junction temperature range, T _J	-40	125	°C

ELECTRICAL CHARACTERISTICS

over $0^{\circ}C \leq T_{J} \leq 125^{\circ}C$ and recommended supply voltage, unless otherwise noted

	PARAMETER	TEST CONDIT	MIN	TYP	MAX	UNIT		
INPUT CU	RRENT					Ļ		
$I_{CC}(V_{CC})$	V _{CC} current	$V_{CC} > V_{CC(min)}$			1.2	2.0	mA	
I _{CC(SLP)}	Sleep current	Sum of currents into OUT pi		2	5			
I _{CC(STBY)}	Standby current	CE = High	$0^{\circ}C \leq T_{J} \leq 85^{\circ}C$		1	150		
II _{B(OUT)}	Input current on OUT pin	Charge DONE	$V_{CC} > V_{CC(MIN)}$			5	•	
II _{B(CE)}	Input current on CE pin					1	μA	
II _{B(TTE)}	Input bias current on TTE pin			e.		1		
II _{B(TE)}	Input bias current on TE pin		4.10			1		
VOLTAGE	REGULATION V _{O(REG)} + V _(DO-MAX)	\leq V _{CC} , I _(TERM) < I _{O(OUT)} \leq 1 A	2 3 ° C					
V _{O(REG)}	Output voltage,	- %-	3		4.20		V	
		T _A = 25°C	-011	-0.35%		0.35%		
	Voltage regulation accuracy		6-	-1%		1%		
V _(DO)	AC dropout voltage (V _(AC) -V _(OUT))		I _{O(OUT)} = 1A		350	500		
M	USB dropout voltage		ISET2 = High		350	500	mV	
V _(DO)	(V _(USB) – V _(OUT))		ISET2 = Low		60	100		
CURRENT	REGULATION							
I _{O(OUT)}	AC output current range ⁽¹⁾	$V_{I(OUT)} > V_{(LOWV)}$ $V_{I(AC)} - V_{I(OUT)} > V_{(DO-MAX)}$	$V_{CC} \ge 4.5 V$	50		1000		
-		$\begin{array}{l} V_{CC(MIN)} \geq 4.5 \ V \\ V_{USB} - V_{I(OUT)} > V_{(DO-MAX)} \end{array}$	$V_{I(OUT)} > V_{(LOWV)}$ ISET2 = Low	80		100	mA	
I _{O(OUT)}	USB output current range	$V_{CC(MIN)} \ge 4.5 V$ $V_{USB} - V_{I(OUT)} > V_{(DO-MAX)}$	$V_{I(OUT)} > V_{(LOWV)}$ ISET2 = High	400		500	-	
V _(SET)	Output current set voltage	Voltage on ISET1 pin, $V_{CC} \ge V_{I(OUT)} > V_{(LOWV)}$, V_{IN} V $_{I(OUT)}$		2.463	2.500	2.538	V	
		$50 \text{ mA} \le I_{O(OUT)} \le 1 \text{ A}$		307	322	337		
$K_{(SET)}$	Output current set factor	$10 \text{ mA} \le I_{O(OUT)} < 50 \text{ mA}$		296	320	346		
		$1 \text{ mA} \le I_{O(OUT)} < 10 \text{ mA}$		246	320	416		

(1)
$$I_{O(OUT)} = \frac{\left(K_{(SET)} \times V_{(SET)}\right)}{R_{SET}}$$

SLUS549D-DECEMBER 2002-REVISED MARCH 2006

ELECTRICAL CHARACTERISTICS (continued)

over $0^{\circ}C \leq T_{J} \leq 125^{\circ}C$ and recommended supply voltage, unless otherwise noted

PARAMETER			TEST CONDITIONS	MIN	TYP	MAX	UNIT
PRECHAR	GE AND SHORT-CIRCUI	T CURREN	IT REGULATION				
V _(LOWV)	Precharge to fast-charge transition threshold		Voltage on OUT pin	2.8	3.0	3.2	V
	Deglitch time for fast-chapter precharge transition	arge to	$\label{eq:V_CC(MIN)} \begin{array}{l} \geq 4.5 \text{ V, } t_{FALL} = 100 \text{ ns}, 10 \text{ mV} \\ \text{overdrive, } V_{I(OUT)} \text{ decreasing below threshold} \end{array}$	250	375	500	ms
I _{O(PRECHG)}	Precharge range ⁽²⁾		$0 V < V_{I(OUT)} < V_{(LOWV)}, t < t_{(PRECHG)}$	5		100	mA
V _(PRECHG)			$ \begin{array}{ll} \mbox{Voltage on ISET1 pin} & \mbox{V}_{O(REG)} = 4.2 \ V \\ 0 \ V < V_{I(OUT)} > V_{(LOWV)}, & \mbox{t} < t_{(PRECHG)} \end{array} $	240	255	270	mV
CHARGE 1	APER AND TERMINATI	ON DETEC	TION				
I _(TAPER)	Charge taper detection r	range ⁽³⁾	$V_{I(OUT)} > V_{(RCH)}, t < t_{(TAPER)}$	5		100	
	USB-100 charge taper detection level	bq24026	$V_{I(OUT)} > V_{(RCH)}$, ISET2 = Low	6.5	9	11	mA
	USB-500 charge taper detection level	bq24026	$V_{I(OUT)} > V_{(RCH)}$, ISET2 = High	32	44	55	
V _(TAPER)	Charge taper detection s	set voltage	Voltage on ISET1 pin, $V_{O(REG)} = 4.2 \text{ V}$, $V_{I(OUT)} > V_{(RCH)}$, $t < t_{(TAPER)}$	235	250	265	
V _(TERM)	Charge termination detection set voltage ⁽⁴⁾		Voltage on ISET1 pin, $V_{O(REG)} = 4.2 \text{ V}$, V _{I(OUT)} > V _(RCH)	11	18	25	mV
t _(TPRDET)	Deglitch time for TAPER detection		$V_{CC(MIN)} \ge 4.5 \text{ V}, t_{FALL} = 100 \text{ ns charging}$ current increasing or decreasing above and below, 10 mV overdrive	250	375	500	ms
t _(TRMDET)	Deglitch time for termination detection		$\label{eq:V_CC(MIN)} \begin{split} & V_{CC(MIN)} \geq 4.5 \text{ V}, \ t_{FALL} = 100 \text{ ns charging} \\ & \text{current decreasing below, 10 mV overdrive} \end{split}$	250	375	500	
TEMPERA	TURE SENSE COMPARA	ATOR					
V _(HTF)	High-voltage threshold		PTC thermistor	2.475	2.500	2.525	V
V _(LTF)	Low-voltage threshold		PTC thermistor	0.485	0.500	0.515	v
I _(TS)	Current source			96	102	108	μΑ
t _(DEGL)	Deglitch time for temper	ature fault		250	375	500	ms

TEXAS INSTRUMENTS www.ti.com

$$(2) I_{O(PRECHG)} = \frac{\left(K_{(SET)} \times V_{(PRECHG)}\right)}{R_{SET}}$$
$$(3) I_{O(TAPER)} = \frac{\left(K_{(SET)} \times V_{(TAPER)}\right)}{R_{SET}}$$
$$(4) I_{O(TERM)} = \frac{\left(K_{(SET)} \times V_{(TERM)}\right)}{R_{SET}}$$

TEXAS INSTRUMENTS www.ti.com

bq24020, bq24022, bq24023 bq24024, bq24025, bq24026 bq24027


SLUS549D-DECEMBER 2002-REVISED MARCH 2006

ELECTRICAL CHARACTERISTICS (continued)

over $0^{\circ}C \leq T_{J} \leq 125^{\circ}C$ and recommended supply voltage, unless otherwise noted

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BATTERY	RECHARGE THRESHOL	D					
V _{RCH}	Recharge threshold			V _{O(REG)} – 0.115	V _{O(REG)} - 0.10	V _{O(REG)} - 0.085	V
t _(DEGL)	Deglitch time for recharg	ge detect	$V_{CC(MIN)} \ge 4.5 \text{ V}, t_{FALL} = 100 \text{ ns decreasing}$ below or increasing above threshold, 10 mV overdrive	250	375	500	ms
	STAT1, STAT2, and PC	GOUTPUTS	3				
V _{OL}	Low-level output saturat	tion voltage	I _O = 5 mA			0.25	V
	ISET2, CHARGE ENAE	BLE (CE), TI	MER AND TERMINATION ENABLE (TTE), AND	TIMER ENA	BLE (TE)	INPUTS	
V _{IL}	Low-level input voltage		I _{IL} = 10 μA	0		0.4	V
V _{IH}	High-level input voltage		I _{IL} = 20 μA	1.4			v
IIL	CE, TE or TTE low-leve input current	I		-1			
II _H	CE, TE or TTE high-leve input current	el	A			1	μA
IIL	ISET2 low-level input cu	urrent	I _{ISET2} = 0	-20			
I _{IH}	ISET2 high-level input c	urrent	$I_{ISET2} = V_{CC}$	~		40	
I _{IH}	ISET2 high-Z input curre		3 P 6			1	V
TIMERS	•		3 3 3				
t _(PRECHG)	Precharge time			1,620	1,800	1,930	
t _(TAPER)	Taper time	bq24020 bq24022 bq24023 bq24024 bq24025	ON .	1,620	1,800	1,930	
t _(CHG)	Charge time	bq24020 bq24022 bq24023 bq24024 bq24025 bq24025		16,200 22,680	18,000 25,200	19,300 27,720	S
		bq24027					
I _(FAULT)	Timer fault recovery cur	rent			200		μA
SLEEP CO	MPARATOR		r				
V _(SLP)	Sleep-mode entry threshold voltage		$2.3 \ V \leq V_{I(OUT)} \leq V_{O(REG)}$			V _{CC} ≤ V _{I(OUT)} +80 mV	V
V _(SLPEXIT)	Sleep mode exit threshold voltage Sleep mode deglitch time		$2.3 \ V \leq V_{I(OUT)} \leq V_{O(REG)}$	V _{CC} ≥ V _{I(OUT)} +190mV			v
			AC and USB decreasing below threshold, $t_{FALL} = 100 \text{ ns}, 10 \text{ mV}$ overdrive	250	375	500	ms
THERMAL	SHUTDOWN THRESHO	LDS					
T _(SHTDWN)	Thermal trip threshold				165		°C
,	Thermal hysteresis				15		-0
UNDERVO	LTAGE LOCKOUT		·				
V _(UVLO)	Undervoltage lockout		Decreasing V_{CC}	2.4	2.5	2.6	V
· · · /	Hysteresis				27		mV





查询"BQ24027DRCTG4"供应商




bq24020, bq24022, bq24023 bq24024, bq24025, bq24026 bq24027

SLUS549D-DECEMBER 2002-REVISED MARCH 2006

NAME bq2	24025 b 1 9 6 7	bq24022 bq24027	bq24023 1 8 6	bq24024 1 -	bq24026 1 -	I/O	DESCRIPTION AC charge input voltage
bq2 AC 1 CE 8 ISET1 6 ISET2 7 OUT 10 PG -	24025 b 1 9 6 7	bq24027 1 9 6	1 8	1 -	-	I/O	
CE 8 ISET1 6 ISET2 7 OUT 10 PG -	9 6 7	9 6	8	-	1 -	1	AC charge input voltage
ISET1 6 ISET2 7 OUT 10 PG -	6	6	-	-	-		
ISET2 7 OUT 10 PG -	7	_	6			1	Charge enable input (active low)
OUT 10 PG -		7		6	6	I	Charge current set point for AC input and precharge and taper set point for both AC and USB
PG -	1	•	7	7	7	I	Charge current set point for USB port (high=500 mA, low=100 mA, hi-z = disable USB charge)
		10	10	10	10	0	Charge current output
STAT1 3	8	8	-	-	-	0	powergood status output (active low)
	3	3	3	3	3	0	Charge status output 1 (open-drain)
STAT2 4	4	4	4	4	4	0	Charge status output 2 (open-drain)
TE -	-	-	-	-	8	I	Timer enable input (active low)
TS 9	-	-	-	9	9	I	Temperature sense input
TTE -	-	-	9	8	-	I	Timer and termination enable input (active low)
USB 2	2	2	2	2	2	I	USB charge input voltage
VSS 5	5	5	5	5	5	-	Ground input
Exposed Thermal pad Pad	d p	pad	pad	pad	pad	- 3	There is an internal electrical connection between the exposed thermal pad and VSS pin of the device. The exposed thermal pad must be connected to the same potential as the VSS pin on the printed circuit board. Do not use the thermal pad as the primary ground input for the device. VSS pin must be connected to ground at all times

SLUS549D-DECEMBER 2002-REVISED MARCH 2006






FUNCTIONAL BLOCK DIAGRAM

查询"BQ24027DRCTG4"供应商



bq24020, bq24022, bq24023 bq24024, bq24025, bq24026 bq24027

SLUS549D-DECEMBER 2002-REVISED MARCH 2006



The bqTINY-II supports a precision Li-lon, Li-pol charging system suitable for single-cell packs. Figure 3 shows a typical charge profile, application circuit and Figure 4 shows an operational flow chart.





Figure 2. Typical Charging Profile



SLUS549D-DECEMBER 2002-REVISED MARCH 2006






bq24020, bq24022, bq24023 bq24024, bq24025, bq24026 bq24027

SLUS549D-DECEMBER 2002-REVISED MARCH 2006

FUNCTIONAL DESCRIPTION (continued)



 $^{(1)}$ $t_{(TAPER)}$ does not apply to bq24026/7



UDG-02187

SLUS549D-DECEMBER 2002-REVISED MARCH 2006

FUNCTIONAL DESCRIPTION (continued)

Figure 4. Operational Flow Chart

AUTONOMOUS POWER SOURCE SELECTION

As default, the bqTINY-II attempts to charge from the AC input. If AC input is not present, the USB is selected. If both inputs are available, the AC adapter has the priority. See for details.



Figure 5. Typical Charging Profile

TEMPERATURE QUALIFICATION (bq24020, bq24024, bq24025, and bq24026 only)

The bqTINY-II continuously monitors battery temperature by measuring the voltage between the TS and VSS pins. An internal current source provides the bias for common 10-k Ω negative-temperature coefficient thermistors (NTC) (see Figure 6). The device compares the voltage on the TS pin with the internal V_(LTF) and V_(HTF) thresholds to determine if charging is allowed. If a temperature outside the V_(LTF) and V_(HTF) thresholds to determine if charging is allowed. If a temperature outside the V_(LTF) and V_(HTF) thresholds is detected, the device immediately suspends the charge by turning off the power FET and holding the timer value (i.e. timers are NOT reset). Charge is resumed when the temperature returns within the normal range.

The allowed temperature range for a 103AT-type thermistor is 0°C to 45°C. However the user may modify these thresholds by adding two external resistors. See Figure 7.

BATTERY PRE-CONDITIONING

If the battery voltage falls below the $V_{(LOWV)}$ threshold during a charge cycle, the bqTINY-II applies a precharge current, $I_{O(PRECHG)}$, to the battery. This feature revives deeply discharged cells. The resistor connected between the ISET1 and V_{SS} , R_{SET} , determines the precharge rate. The $V_{(PRECHG)}$ and $K_{(SET)}$ parameters are specified in the specifications table. Note that this applies to both AC and USB charging.

 $I_{O(PRECHG)} = \frac{V_{(PRECGH)}}{R_{SET}}$

(1)

The bqTINY-II activates a safety timer, $t_{(PRECHG)}$, during the conditioning phase. If $V_{(LOWV)}$ threshold is not reached within the timer period, the bqTINY-II turns off the charger and asserts a FAULT code on the STATx pins. Please refer to the *TIMER FAULT RECOVERY* section for additional details.




Figure 7. Temperature Sensing Thresholds

查询"BQ24027DRCTG4"供应商

TEXAS INSTRUMENTS www.ti.com

SLUS549D-DECEMBER 2002-REVISED MARCH 2006

FUNCTIONAL DESCRIPTION (continued)

BATTERY CHARGE CURRENT

The bqTINY-II offers on-chip current regulation with a programmable set point. The resistor connected between the ISET1 and V_{SS} , R_{SET} , determines the AC charge rate. The $V_{(SET)}$ and $K_{(SET)}$ parameters are specified in the specifications table.

 $I_{O(OUT)} = \frac{\left(K_{(SET)} \times V_{(SET)}\right)}{R_{SET}}$

When charging from a USB port, the host controller has the option of selecting either a 100-mA or a 500-mA charge rate using the ISET2 pin. A low-level signal sets the current at 100 mA, and a high-level signal sets the current at 500 mA. A high-Z input disables USB charging

BATTERY VOLTAGE REGULATION

The voltage regulation feedback is through the OUT pin. This input is tied directly to the positive side of the battery pack. The bqTINY-II monitors the battery-pack voltage between the OUT and VSS pins. When the battery voltage rises to the $V_{O(REG)}$ threshold, the voltage-regulation phase begins and the charging current begins to taper down.

As a safety backup, the bqTINY-II also monitors the charge time. If the charge is not terminated within the time period specified by t_(CHG), the bqTINY-II turns off the charger and asserts a FAULT code on the STATx pins. Please refer to the *TIMER FAULT RECOVERY* section for additional details.

CHARGE TAPER DETECTION, TERMINATION AND RECHARGE

The bqTINY-II monitors the charging current during the voltage-regulation phase. When the taper threshold, $I_{(TAPER)}$, is detected, the bqTINY-II initiates the taper timer, $t_{(TAPER)}$. Charge is terminated after the timer expires. The resistor connected between the ISET1 and V_{SS}, R_{SET}, determines the taper detection level. The V_(TAPER) and K_(SET) parameters are specified in the specifications table. Note that this applies to both AC and USB charging.

$$I_{(TAPER)} = \frac{V_{(TAPER)} \times K_{(SET)}}{R_{SET}}$$

The bqTINY-II resets the taper timer if the charge current rises above the taper threshold, I(TAPER).

In addition to taper-current detection, the bqTINY-II terminates charge if the charge current falls below the $I_{(TERM)}$ threshold. This feature allows quick recognition of a battery-removal condition, or insertion of a fully charged battery. Note that the charge timer and taper timer are bypassed for this feature. The resistor connected between the ISET1 and V_{SS}, R_{SET}, determines the taper detection level. The V_(TERM) and K_(SET) parameters are specified in the specifications table. Note that this applies to both AC and USB charging.

$$I_{(\text{TERM})} = \frac{V_{(\text{TERM})} \times K_{(\text{SET})}}{R_{\text{SET}}}$$

After charge termination, the bqTINY-II re-starts the charge when the voltage on the OUT pin falls below the $V_{(RCH)}$ threshold. This feature keeps the battery at full capacity at all times.

Note ON bq24026 AND bq24027

The bq24026 and bq24027 monitor the charging current during the voltage-regulation phase. Once the taper threshold, $I_{(TAPER)}$, is detected, the bq24026/27 terminates the charge. There is no taper timer ($t_{(TAPER)}$) for this version.

The resistor connected between the ISET1 and V_{SS} , R_{SET} , determines the taper-detect level for AC input. For USB charge, taper level is fixed at 10% of the 100- or 500-mA charge rate.

Also note that there is $I_{(TERM)}$ detection in the bq24026 and the bq24027.

SLEEP MODE

The bqTINY-II enters low-power sleep mode if both AC and USB are removed from the circuit. This feature prevents draining the battery in the absence of input supply.

(4)

(3)

(2)

SLUS549D-DECEMBER 2002-REVISED MARCH 2006

FUNCTIONAL DESCRIPTION (continued)

Texas iruments

ww.ti.com

CHARGE STATUS OUTPUTS

The open-drain STAT1 and STAT2 outputs indicate various charger operations as shown in the following table. These status pins can be used to drive LEDs or communicate to the host processor. Note that OFF indicates the open-drain transistor is turned off.

Table 1. Status Pins Summary⁽¹⁾

CHARGE STATE	STAT1	STAT2
Precharge in progress	ON	ON
Fast charge in progress	ON	OFF
Charge done	OFF	ON
Charge suspend (temperature)	OFF	OFF
Timer fault	OFF	OFF
Sleep mode	OFF	OFF

(1) OFF means the open-drain output transistor on the STAT1 and STAT2 pins is in an off state.

PG OUTPUT

The open-drain \overline{PG} (power Good) indicates when the AC adapter is present. The output turns ON when a valid voltage is detected. This output is turned off in the sleep mode. The \overline{PG} pin can be used to drive an LED or to communicate to the host processor.

CE INPUT (CHARGE ENABLE)

The \overline{CE} digital input is used to disable or enable the charge process. A low-level signal on this pin enables the charge. A high-level signal disables the charge, and places the device in a low-power mode. A high-to-low transition on this pin also resets all timers and timer fault conditions. Note that this applies to both AC and USB charging.

TTE INPUT (TIMER AND TERMINATION ENABLE)

The TTE digital input is used to disable or enable the fast-charge timer and charge-taper detection. A low-level signal on this pin enables the fast-charge timer and taper timer, and a high-level signal disables this feature. Note that this applies to both AC and USB charging.

THERMAL SHUTDOWN AND PROTECTION

The bqTINY-II monitors the junction temperature, T_J, and suspends charging if T_J exceeds $T_{(SHTDWN)}$. Charging resumes when T_J falls approximately 15°C below $T_{(SHTDWN)}$.

TE INPUT (TIMER ENABLED)

The TE digital input is used to disable or enable the fast-charge timer. A low-level signal on this pin enables the fast-charge timer and a high-level signal disables this feature.

Note that this applies to both AC and USB charging.

TEXAS INSTRUMENTS www.ti.com

TIMER FAULT RECOVERY

As shown in Figure 4, the bqTINY-II provides a recovery method to deal with timer-fault conditions. The following discussion summarizes this method:

Condition #1: The charge voltage is above the recharge threshold (V_(RCH)), and a timeout fault occurs

Recovery method: bqTINY-II waits for the battery voltage to fall below the recharge threshold. This could happen as a result of a load on the battery, self-discharge or battery removal. When the battery voltage falls below the recharge threshold, the bqTINY-II clears the fault and starts a new charge cycle. Toggling POR, \overline{CE} , or \overline{TTE} also clears the fault.

Condition #2: The charge voltage is below the recharge threshold ($V_{(RCH)}$), and a timeout fault occurs

Recovery method: In this scenario, the bqTINY-II applies the $I_{(FAULT)}$ current. This small current is used to detect a battery-removal condition and remains on as long as the battery voltage stays below the recharge threshold. If the battery voltage goes above the recharge threshold, then the bqTINY-II disables the $I_{(FAULT)}$ current and executes the recovery method described for condition #1. When the battery voltage falls below the recharge threshold, the bqTINY-II clears the fault and starts a new charge cycle. Toggling POR, \overline{CE} , or \overline{TTE} also clears the fault.

APPLICATION INFORMATION

THERMAL CONSIDERATIONS

The bqTINY-II is packaged in a thermally enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled, *QFN/SON PCB Attachment Application Note* (TI Literature Number SLUA271).

The most common measure of package thermal performance is thermal impedance (θ_{JA}) measured (or modeled) from the device junction to the air surrounding the package surface (ambient). The mathematical expression for θ_{JA} is:

$$\theta_{JA} = \frac{T_J - T_A}{P}$$

Where:

- T_J = device junction temperature
- T_A = ambient temperature
- P = device power dissipation

Factors that can greatly influence the measurement and calculation of θ_{JA} include:

- whether or not the device is board mounted
- trace size, composition, thickness, and geometry
- orientation of the device (horizontal or vertical)
- volume of the ambient air surrounding the device under test and airflow_lus549
- whether other surfaces are in close proximity to the device being tested

The device power dissipation, P, is a function of the charge rate and the voltage drop across the internal power FET. It can be calculated from the following equation:

$$\mathsf{P} = \left(\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{I(BAT)}}\right) \times \mathsf{I}_{\mathsf{O}(\mathsf{OUT})}$$

Due to the charge profile of Li-xx batteries, the maximum power dissipation is typically seen at the beginning of the charge cycle when the battery voltage is at its lowest. See Figure 2.

PCB LAYOUT CONSIDERATIONS

It is important to pay special attention to the PCB layout. The following provides some guidelines:

(6)

(5)



APPLICATION INFORMATION (continued)

TEXAS

www.ti.com

- To obtain optimal performance, the decoupling capacitor from V_{CC} to V_{SS} and the output filter capacitors from OUT to VSS should be placed as close as possible to the bqTINY, with short trace runs to both signal and V_{SS} pins.
- All low-current V_{SS} connections should be kept separate from the high-current charge or discharge paths from the battery. Use a single-point ground technique incorporating both the small-signal ground path and the power-ground path.
- The BAT pin is the voltage feedback to the device. It should be connected with its trace as close to the battery pack as possible.
- The high-current charge paths into IN and from the OUT pins must be sized appropriately for the maximum charge current in order to avoid voltage drops in these traces.
- The bqTINY-II is packaged in a thermally-enhanced MLP package. The package includes a thermal pad to provide an effective thermal contact between the device and the printed circuit board (PCB). Full PCB design guidelines for this package are provided in the application note entitled: *QFN/SON PCB Attachment Application Note* (TI Literature No. SLUA271).





PACKAGE OPTION ADDENDUM

6-Dec-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
BQ24020DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24020DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24022DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24022DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24023DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24023DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24024DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24024DRCRG4	ACTIVE	SON	DRC	10		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24025DRCR	ACTIVE	SON	DRC	10	30 00	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24025DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24026DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24026DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24027DRCR	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24027DRCRG4	ACTIVE	SON	DRC	10	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24027DRCT	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
BQ24027DRCTG4	ACTIVE	SON	DRC	10	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



PACKAGE OPTION ADDENDUM

6-Dec-2006


⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



MECHANICAL DATA



- B. This drawing is subject to change without notice.
- C. Small Outline No-Lead (SON) package configuration.
- The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.
- A Metalized features are supplier options and may not be on the package.





THERMAL PAD MECHANICAL DATA


DRC (S-PDSO-N10)

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to a ground or power plane (whichever is applicable), or alternatively, a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



NOTE: All linear dimensions are in millimeters

Exposed Thermal Pad Dimensions

DRC (S-PDSO-N10)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications

Products

		The second second	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2007, Texas Instruments Incorporated