

January 2005

FDW2509NZ

## FAIRCHILD SEMICONDUCTOR®

# FDW2509NZ

## Common Drain N-Channel 2.5V Specified PowerTrench<sup>o</sup> MOSFET

### **General Description**


This N-Channel 2.5V specified MOSFET is a rugged gate version of Fairchild's Semiconductor's advanced PowerTrench process. It has been optimized for power management applications with a wide range of gate drive voltage (2.5V - 12V).


### Applications

Li-Ion Battery Pack

### Features

- 7.1 A, 20 V.  $R_{DS(ON)} = 20 \text{ m}\Omega @ V_{GS} = 4.5 \text{ V}$  $R_{DS(ON)} = 26 \text{ m}\Omega @ V_{GS} = 2.5 \text{ V}$
- Extended  $V_{GSS}$  range (±12V) for battery applications
- ESD protection diode (note 3)
- High performance trench technology for extremely
  low R<sub>DS(ON)</sub>
- Low profile TSSOP-8 package





## Absolute Maximum Ratings T<sub>A</sub>=25°C unless otherwise noted

Symbol	Parameter		Ratings	Units
V <sub>DSS</sub>	Drain-Source Voltage		20	V
V <sub>GSS</sub>	Gate-Source Voltage		±12	
ID	Drain Current – Continuous	(Note 1a)	7.1	A
	– Pulsed		30	
PD	Power Dissipation for Single Operation	(Note 1a)	1.6	W
		(Note 1b)	1.1	
$T_{J}, T_{STG}$	Operating and Storage Junction Temperature Range		-55 to +150	°C
Therma	I Characteristics			
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	77	°C/W
		(Note 1b)	114	

### Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
2509NZ	FDW2509NZ	13"	12mm	3000 units

©2005 Fairchild Semiconductor Corporation

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Chara	octeristics					
BV <sub>DSS</sub>	Drain–Source Breakdown Voltage	$V_{GS} = 0 V$ , $I_D = 250 \mu A$	20			V
ΔBV <sub>DSS</sub> ΔTJ	Breakdown Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		11		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	$V_{\text{DS}} = 16 \text{ V},  V_{\text{GS}} = 0 \text{ V}$			1	μA
I <sub>GSS</sub>	Gate–Body Leakage	$V_{GS} = \pm 12 \text{ V}, V_{DS} = 0 \text{ V}$			± 10	μΑ
On Chara	Cteristics (Note 2)	·				
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}$ , $I_D = 250 \ \mu A$	0.6	0.8	1.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate Threshold Voltage Temperature Coefficient	$I_D = 250 \ \mu\text{A}$ , Referenced to $25^{\circ}\text{C}$		-3		mV/°C
R <sub>DS(on)</sub>	Static Drain–Source On–Resistance	$ \begin{array}{c} V_{GS} = 4.5 \ V,  I_D = 7.1 \ A \\ V_{GS} = 2.5 \ V,  I_D = 6.2 \ A \\ V_{GS} = 4.5 \ V,  I_D = 7.1 \ A,  T_J = 125^\circ C \end{array} $		15 18 20	20 26 29	mΩ
I <sub>D(on)</sub> (Note 4)	On–State Drain Current	$V_{GS} = 4.5 \text{ V},  V_{DS} = 5 \text{ V}$	30			Α
<b>g</b> fs	Forward Transconductance	$V_{DS} = 5 V$ , $I_D = 7.1 A$		36		S
Dynamic	Characteristics	·				•
Ciss	Input Capacitance	$V_{DS} = 10 V$ , $V_{GS} = 0 V$ ,		1263		pF
Coss	Output Capacitance	f = 1.0 MHz		327		pF
Crss	Reverse Transfer Capacitance	7		179		pF
R <sub>G</sub>	Gate Resistance	V <sub>GS</sub> = 15 mV, f = 1.0 MHz		1.9		Ω
Switching	Characteristics (Note 2)	·				
t <sub>d(on)</sub>	Turn–On Delay Time	$V_{DD} = 10 V, I_D = 1 A,$		11	20	ns
t <sub>r</sub>	Turn–On Rise Time	$V_{GS} = 4.5 \text{ V},  R_{GEN} = 6 \Omega$		15	27	ns
t <sub>d(off)</sub>	Turn–Off Delay Time			27	43	ns
t <sub>f</sub>	Turn–Off Fall Time			12	22	ns
Qg	Total Gate Charge	$V_{DS} = 10 \text{ V},  I_D = 7.1 \text{ A},$		13	19	nC
Q <sub>gs</sub>	Gate-Source Charge	$V_{GS} = 4.5 \text{ V}$		2		nC
Q <sub>gd</sub>	Gate–Drain Charge			4		nC
Drain-So	urce Diode Characteristics	and Maximum Ratings				
ls	Maximum Continuous Drain-Source	e Diode Forward Current			1.3	A
V <sub>SD</sub>	Drain–Source Diode Forward Voltage	$V_{GS} = 0 V$ , $I_S = 1.3 A$ (Note 2)			1.2	V
t <sub>rr</sub>	Diode Reverse Recovery Time	$I_F = 7.1 \text{ A}, \qquad d_{iF}/d_t = 100 \text{ A}/\mu \text{s}$		20		nS
Q <sub>rr</sub>	Diode Reverse Recovery Charge			14		nC

1. R<sub>8JA</sub> is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R<sub>8JC</sub> is guaranteed by design while R<sub>8CA</sub> is determined by the user's board design.

a)  $R_{\theta JA}$  is 77°C/W (steady state) when mounted on a 1 inch<sup>2</sup> copper pad on FR-4.


b)  $\rm R_{\theta JA}$  is 114 °C/W (steady state) when mounted on a minimum copper pad on FR-4.

2. Pulse Test: Pulse Width < 300µs, Duty Cycle < 2.0%

3. The diode connected between the gate and source serves only as protection against ESD. No gate overvoltage rating is implied.


4. I<sub>D(on)</sub> parameter is guaranteed by design and will not be subjected to 100% production testing. Please refer to Fig 1 (On-Region Characteristics).

# FDW2509NZ



# FDW2509NZ

### 查询"2509NZ"供应商



# FDW2509NZ

FDW2509NZ Rev. C(W)

### 查询"2509NZ"供应商

TRADEMARKS				
The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.				
ACEx™	FAST <sup>®</sup>	IntelliMAX™	POP™	SPM™
ActiveArray™	FASTr™	ISOPLANAR™	Power247™	Stealth™
Bottomless™	FPS™	LittleFET™	PowerEdge™	SuperFET™
CoolFET™	FRFET™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
CROSSVOLT™	GlobalOptoisolator™	MicroFET™	PowerTrench <sup>®</sup>	SuperSOT™-6
DOME™	GTO™່	MicroPak™	QFET <sup>®</sup>	SuperSOT™-8
EcoSPARK™	HiSeC™	MICROWIRE™	QS™	SyncFET™
E <sup>2</sup> CMOS™	I <sup>2</sup> C <sup>™</sup>	MSX™	QT Optoelectronics™	TinyLogic®
EnSigna™	<i>i-Lo</i> ™	MSXPro™	Quiet Series <sup>™</sup>	TINYOPTO™
FACT™	ImpliedDisconnect <sup>™</sup>	OCX™	RapidConfigure™	TruTranslation™
FACT Quiet Seri	es™	OCXPro™	RapidConnect™	UHC™
Across the board. Around the world.™		<b>OPTOLOGIC<sup>®</sup></b>	µSerDes™	UltraFET <sup>®</sup>
The Power Franchise <sup>®</sup>		OPTOPLANAR™	SILENT SWITCHER <sup>®</sup>	UniFET™
Programmable Active Droop™		PACMAN™	SMART START™	VCX™

### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user. 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.