

LM3S1138 Microcontroller

DATA SHEET

Copyright © 2007 Luminary Micro, Inc.

DS-LM3S1138-1582

<u>查询"LM3S1138"供应商</u> Legal Disclaimers and Trademark Information

INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH LUMINARY MICRO PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. EXCEPT AS PROVIDED IN LUMINARY MICRO'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, LUMINARY MICRO ASSUMES NO LIABILITY WHATSOEVER, AND LUMINARY MICRO DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO SALE AND/OR USE OF LUMINARY MICRO'S PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT. LUMINARY MICRO'S PRODUCTS ARE NOT INTENDED FOR USE IN MEDICAL, LIFE SAVING, OR LIFE-SUSTAINING APPLICATIONS.

Luminary Micro may make changes to specifications and product descriptions at any time, without notice. Contact your local Luminary Micro sales office or your distributor to obtain the latest specifications before placing your product order.

Designers must not rely on the absence or characteristics of any features or instructions marked "reserved" or "undefined." Luminary Micro reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them.

Copyright © 2007 Luminary Micro, Inc. All rights reserved. Stellaris is a registered trademark and Luminary Micro and the Luminary Micro logo are trademarks of Luminary Micro, Inc. or its subsidiaries in the United States and other countries. ARM and Thumb are registered trademarks and Cortex is a trademark of ARM Limited. Other names and brands may be claimed as the property of others.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com





Cortex Intelligent Processors by ARM®

LUMINARY MICRO[™]

查询"LM3S1138"供应商 Table of Contents

About	This Document	18
Audien	ce	18
About ⁻	This Manual	18
	d Documents	
Docum	entation Conventions	18
1	Architectural Overview	20
1.1	Product Features	
1.2	Target Applications	25
1.3	High-Level Block Diagram	
1.4	Functional Overview	
1.4.1	ARM Cortex™-M3	
1.4.2	Motor Control Peripherals	27
1.4.3	Analog Peripherals	
1.4.4	Serial Communications Peripherals	
1.4.5	System Peripherals	
1.4.6	Memory Peripherals	
1.4.7	Additional Features	
1.4.8	Hardware Details	
2	ARM Cortex-M3 Processor Core	
∠ 2.1	Block Diagram	
2.1	Functional Description	
2.2.1	Serial Wire and JTAG Debug	
2.2.1	Embedded Trace Macrocell (ETM)	
2.2.2	Trace Port Interface Unit (TPIU)	
2.2.3	ROM Table	
2.2.4	Memory Protection Unit (MPU)	
2.2.5	Nested Vectored Interrupt Controller (NVIC)	
3	Метогу Мар	
4	Interrupts	41
5	JTAG Interface	44
5.1	Block Diagram	
5.2	Functional Description	
5.2.1	JTAG Interface Pins	46
5.2.2	JTAG TAP Controller	47
5.2.3	Shift Registers	
5.2.4	Operational Considerations	48
5.3	Initialization and Configuration	51
5.4	Register Descriptions	51
5.4.1	Instruction Register (IR)	
5.4.2	Data Registers	
6	System Control	
6 .1	Functional Description	
6.1.1	Device Identification	
6.1.2	Reset Control	
0.1.2		50

6.1.3	Power Control	58
6.1.4	Clock Control	. 58
6.1.5	System Control	. 60
6.2	Initialization and Configuration	. 61
6.3	Register Map	. 61
6.4	Register Descriptions	. 62
7	Hibernation Module	114
7.1	Block Diagram	
7.2	Functional Description	
7.2.1	Register Access Timing	
7.2.2	Clock Source	
7.2.3	Battery Management	
7.2.4	Real-Time Clock	
7.2.5	Non-Volatile Memory	
7.2.6	Power Control	
7.2.7	Interrupts and Status	
7.3	Initialization and Configuration	
7.3.1	Initialization	
7.3.2	RTC Match Functionality (No Hibernation)	
7.3.3	RTC Match/Wake-Up from Hibernation	
7.3.4	External Wake-Up from Hibernation	
7.3.5	RTC/External Wake-Up from Hibernation	
7.4	Register Map	
7.5	Register Descriptions	120
7.5 8 8.1	Internal Memory	133
8	Internal Memory Block Diagram	133 133
8 8.1	Internal Memory Block Diagram Functional Description	133 133 133
8 8.1 8.2	Internal Memory Block Diagram Functional Description SRAM Memory	133 133 133 133
8 8.1 8.2 8.2.1	Internal Memory Block Diagram Functional Description	133 133 133 133 134
8 8.1 8.2 8.2.1 8.2.2	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory	133 133 133 133 134 135
8 8.1 8.2 8.2.1 8.2.2 8.3	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration	133 133 133 133 134 135 135
8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration Flash Programming	133 133 133 133 134 135 135 135
8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming	133 133 133 134 135 135 135 136 136
8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map	133 133 133 134 135 135 135 136 136 137
8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset)	133 133 133 134 135 135 136 136 137 144
8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset)	133 133 133 134 135 135 136 136 136 137 144 157
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset)	133 133 133 134 135 135 136 136 136 137 144 157
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Flash Register Descriptions (System Control Offset) Functional Description	133 133 133 134 135 135 136 136 137 144 157 157
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 	Internal Memory Block Diagram Functional Description SRAM Memory Flash Memory Flash Memory Initialization and Configuration Flash Programming Nonvolatile Register Programming Register Map Flash Register Descriptions (Flash Control Offset) Flash Register Descriptions (System Control Offset) Functional Description Data Control	133 133 133 134 135 135 136 136 136 137 144 157 157 157
8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9.1 9.1.1 9.1.2	Internal Memory	133 133 133 134 135 135 136 136 137 144 157 157 157 158 159
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 	Internal Memory	133 133 133 134 135 135 136 136 137 144 157 157 157 158 159 159
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 9.1.6 	Internal Memory	133 133 133 134 135 135 136 136 136 137 144 157 157 157 158 159 159 159
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 9.1.6 9.2 	Internal Memory	133 133 133 134 135 135 136 136 137 144 157 157 157 157 157 158 159 159 159 159 160 160
 8 8.1 8.2 8.2.1 8.2.2 8.3 8.3.1 8.3.2 8.4 8.5 8.6 9 9.1 9.1.1 9.1.2 9.1.3 9.1.4 9.1.5 9.1.6 	Internal Memory	133 133 133 134 135 135 136 136 137 144 157 157 157 157 157 159 159 159 159 160 160 161

10	General-Purpose Timers	198
10.1	Block Diagram	199
10.2	Functional Description	199
10.2.1	GPTM Reset Conditions	199
10.2.2	32-Bit Timer Operating Modes	199
10.2.3	16-Bit Timer Operating Modes	201
10.3	Initialization and Configuration	205
10.3.1	32-Bit One-Shot/Periodic Timer Mode	205
10.3.2	32-Bit Real-Time Clock (RTC) Mode	206
10.3.3	16-Bit One-Shot/Periodic Timer Mode	206
10.3.4	16-Bit Input Edge Count Mode	207
10.3.5	16-Bit Input Edge Timing Mode	207
10.3.6	16-Bit PWM Mode	208
10.4	Register Map	
10.5	Register Descriptions	
11	Watchdog Timer	231
11.1	Block Diagram	
11.2	Functional Description	
11.3	Initialization and Configuration	
11.4	Register Map	
11.5	Register Descriptions	
12	Analog-to-Digital Converter (ADC)	
12.1	Block Diagram	
12.2	Functional Description	
12.2.1	Sample Sequencers	
12.2.2	Module Control	
12.2.3	Hardware Sample Averaging Circuit	
12.2.4	Analog-to-Digital Converter	
	Test Modes	
12.2.6	Internal Temperature Sensor	
12.3	Initialization and Configuration	
12.3.1	Module Initialization	
12.3.2	Sample Sequencer Configuration	
12.4	Register Map	
12.5	Register Descriptions	263
13	Universal Asynchronous Receivers/Transmitters (UARTs)	290
13.1	Block Diagram	291
13.2	Functional Description	291
13.2.1	Transmit/Receive Logic	291
13.2.2	Baud-Rate Generation	292
13.2.3	Data Transmission	293
13.2.4	Serial IR (SIR)	293
13.2.5	FIFO Operation	294
13.2.6	Interrupts	294
13.2.7	Loopback Operation	295
13.2.8	IrDA SIR block	295
13.3	Initialization and Configuration	295
13.4	Register Map	296

13.5	Register Descriptions	297
14	Synchronous Serial Interface (SSI)	331
14.1	Block Diagram	
14.2	Functional Description	331
14.2.1	Bit Rate Generation	332
14.2.2	FIFO Operation	332
14.2.3	Interrupts	332
14.2.4	Frame Formats	333
14.3	Initialization and Configuration	340
14.4	Register Map	341
14.5	Register Descriptions	342
15	Inter-Integrated Circuit (I ² C) Interface	368
15.1	Block Diagram	
15.2	Functional Description	
15.2.1	I ² C Bus Functional Overview	
15.2.2	Available Speed Modes	
15.2.3	Interrupts	
15.2.4	Loopback Operation	
15.2.5	Command Sequence Flow Charts	
15.3	Initialization and Configuration	
15.4	I ² C Register Map	
15.5	Register Descriptions (I ² C Master)	
15.6	Register Descriptions (I2C Slave)	
10.0		004
40		400
16	Analog Comparators	
16.1	Block Diagram	404
16.1 16.2	Block Diagram Functional Description	404 404
16.1 16.2 16.2.1	Block Diagram Functional Description Internal Reference Programming	404 404 406
16.1 16.2 16.2.1 16.3	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration	404 404 406 407
16.1 16.2 16.2.1 16.3 16.4	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map	404 404 406 407 407
16.1 16.2 16.2.1 16.3 16.4 16.5	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions	404 404 406 407 407 408
16.1 16.2 16.2.1 16.3 16.4	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map	404 404 406 407 407 408
16.1 16.2 16.2.1 16.3 16.4 16.5	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions	404 404 406 407 407 408 416
16.1 16.2 16.2.1 16.3 16.4 16.5 17	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables	404 404 406 407 407 408 416
16.1 16.2 16.2.1 16.3 16.4 16.5 17 18 19	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables Operating Characteristics	404 406 407 407 408 416 417 431
16.1 16.2 16.2.1 16.3 16.4 16.5 17 18	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables Operating Characteristics Electrical Characteristics	404 406 407 407 408 416 417 431 432
16.1 16.2 16.2.1 16.3 16.4 16.5 17 18 19 20 20.1	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables Operating Characteristics DC Characteristics	404 406 407 407 408 416 417 431 432 432
16.1 16.2 16.2.1 16.3 16.4 16.5 17 18 19 20 20.1 20.1.1	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables Operating Characteristics DC Characteristics DC Characteristics Maximum Ratings	404 406 407 407 408 416 417 431 432 432 432
16.1 16.2 16.2.1 16.3 16.4 16.5 17 18 19 20 20.1 20.1 20.1.1 20.1.2	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables Operating Characteristics DC Characteristics DC Characteristics Maximum Ratings Recommended DC Operating Conditions	404 406 407 407 408 416 417 431 432 432 432 432
16.1 16.2 16.2.1 16.3 16.4 16.5 17 18 19 20 20.1 20.1.1	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables Operating Characteristics DC Characteristics DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics	404 406 407 407 408 416 417 431 432 432 432 432 432
16.1 16.2 16.2.1 16.3 16.4 16.5 17 18 19 20 20.1 20.1.1 20.1.2 20.1.3	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables Operating Characteristics DC Characteristics DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics Power Specifications	404 406 407 408 416 416 417 431 432 432 432 432 433 433
16.1 16.2 16.2.1 16.3 16.4 16.5 17 18 19 20 20.1 20.1.1 20.1.2 20.1.3 20.1.4 20.1.5	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables Operating Characteristics DC Characteristics DC Characteristics DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics Power Specifications Flash Memory Characteristics Signal Tables	404 406 407 408 416 417 431 432 432 432 432 433 433 433
16.1 16.2 16.2.1 16.3 16.4 16.5 17 18 19 20 20.1 20.1.1 20.1.2 20.1.3 20.1.4	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables Operating Characteristics DC Characteristics DC Characteristics DC Characteristics On-Chip Low Drop-Out (LDO) Regulator Characteristics On-Characteristics Power Specifications Flash Memory Characteristics	404 406 407 407 408 416 417 431 432 432 432 432 432 433 433 433
16.1 16.2 16.2.1 16.3 16.4 16.5 17 18 19 20 20.1 20.1 20.1.1 20.1.2 20.1.3 20.1.4 20.1.5 20.2	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables Operating Characteristics DC Characteristics DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics Power Specifications Flash Memory Characteristics AC Characteristics	404 406 407 407 408 416 417 431 432 432 432 432 432 433 433 433 433 434
16.1 16.2 16.2.1 16.3 16.4 16.5 17 18 19 20 20.1 20.1.1 20.1.2 20.1.3 20.1.4 20.1.5 20.2 20.2.1 20.2.2	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables Operating Characteristics DC Characteristics DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics Power Specifications Flash Memory Characteristics AC Characteristics Load Conditions Clocks	404 406 407 408 416 417 431 432 432 432 432 433 433 433 433 434 434
16.1 16.2 16.2.1 16.3 16.4 16.5 17 18 19 20 20.1 20.1.1 20.1.2 20.1.3 20.1.4 20.1.5 20.2 20.2.1 20.2.2 20.2.3	Block Diagram Functional Description Internal Reference Programming Initialization and Configuration Register Map Register Descriptions Pin Diagram Signal Tables Operating Characteristics DC Characteristics DC Characteristics Maximum Ratings Recommended DC Operating Conditions On-Chip Low Drop-Out (LDO) Regulator Characteristics Power Specifications Flash Memory Characteristics AC Characteristics	404 406 407 408 416 417 431 432 432 432 432 432 433 433 433 433 434 434

20.2.6	Hibernation Module	436
20.2.7	Synchronous Serial Interface (SSI)	437
20.2.8	JTAG and Boundary Scan	439
20.2.9	General-Purpose I/O	440
20.2.10	Reset	441
21	Package Information	443
Α	Serial Flash Loader	445
A.1	Serial Flash Loader	445
A.2	Interfaces	445
A.2.1	UART	445
A.2.2	SSI	445
A.3	Packet Handling	446
A.3.1	Packet Format	446
A.3.2	Sending Packets	446
A.3.3	Receiving Packets	446
A.4	Commands	447
A.4.1	COMMAND_PING (0X20)	
A.4.2	COMMAND_GET_STATUS (0x23)	447
A.4.3	COMMAND_DOWNLOAD (0x21)	447
A.4.4	COMMAND_SEND_DATA (0x24)	448
A.4.5	COMMAND_RUN (0x22)	448
A.4.6	COMMAND_RESET (0x25)	448
В	Register Quick Reference	450
С	Ordering and Contact Information	465
C.1	Ordering Information	
C.2	Company Information	465
C.3	Support Information	465

查询"LM3S1138"供应商 List of Figures

Figure 1-1.	Stellaris® Fury-class Family High-Level Block Diagram	26
Figure 2-1.	CPU Block Diagram	34
Figure 2-2.	TPIU Block Diagram	35
Figure 5-1.	JTAG Module Block Diagram	45
Figure 5-2.	Test Access Port State Machine	48
Figure 5-3.	IDCODE Register Format	53
Figure 5-4.	BYPASS Register Format	54
Figure 5-5.	Boundary Scan Register Format	54
Figure 6-1.	External Circuitry to Extend Reset	56
Figure 7-1.	Hibernation Module Block Diagram	115
Figure 8-1.	Flash Block Diagram	133
Figure 9-1.	GPIODATA Write Example	158
Figure 9-2.	GPIODATA Read Example	158
Figure 10-1.	GPTM Module Block Diagram	199
Figure 10-2.	16-Bit Input Edge Count Mode Example	203
Figure 10-3.	16-Bit Input Edge Time Mode Example	204
Figure 10-4.	16-Bit PWM Mode Example	205
Figure 11-1.	WDT Module Block Diagram	234
Figure 12-1.	ADC Module Block Diagram	258
Figure 12-2.	Internal Temperature Sensor Characteristic	261
Figure 13-1.	UART Module Block Diagram	291
Figure 13-2.	UART Character Frame	292
Figure 13-3.	IrDA Data Modulation	294
Figure 14-1.	SSI Module Block Diagram	331
Figure 14-2.	TI Synchronous Serial Frame Format (Single Transfer)	
Figure 14-3.	TI Synchronous Serial Frame Format (Continuous Transfer)	
Figure 14-4.	Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0	335
Figure 14-5.	Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0	335
Figure 14-6.	Freescale SPI Frame Format with SPO=0 and SPH=1	336
Figure 14-7.	Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0	337
Figure 14-8.	Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0	337
Figure 14-9.	Freescale SPI Frame Format with SPO=1 and SPH=1	
Figure 14-10.	MICROWIRE Frame Format (Single Frame)	339
Figure 14-11.	MICROWIRE Frame Format (Continuous Transfer)	340
Figure 14-12.	MICROWIRE Frame Format, SSIFss Input Setup and Hold Requirements	340
	I ² C Block Diagram	
Figure 15-2.	I ² C Bus Configuration	369
Figure 15-3.	START and STOP Conditions	
Figure 15-4.	Complete Data Transfer with a 7-Bit Address	
Figure 15-5.	R/S Bit in First Byte	
Figure 15-6.	Data Validity During Bit Transfer on the I ² C Bus	
Figure 15-7.	Master Single SEND	
Figure 15-8.	Master Single RECEIVE	
Figure 15-9.	Master Burst SEND	
-	Master Burst RECEIVE	
	Master Burst RECEIVE after Burst SEND	
J		

Figure 15-12.	Master Burst SEND after Burst RECEIVE	. 378
Figure 15-13.	Slave Command Sequence	. 379
Figure 16-1.	Analog Comparator Module Block Diagram	
Figure 16-2.	Structure of Comparator Unit	. 405
Figure 16-3.	Comparator Internal Reference Structure	
Figure 17-1.	Pin Connection Diagram	. 416
Figure 20-1.	Load Conditions	
Figure 20-2.	I ² C Timing	. 436
Figure 20-3.	Hibernation Module Timing	. 437
Figure 20-4.	SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement	. 438
Figure 20-5.	SSI Timing for MICROWIRE Frame Format (FRF=10), Single Transfer	. 438
Figure 20-6.	SSI Timing for SPI Frame Format (FRF=00), with SPH=1	. 439
Figure 20-7.	JTAG Test Clock Input Timing	. 440
Figure 20-8.	JTAG Test Access Port (TAP) Timing	
Figure 20-9.	JTAG TRST Timing	. 440
Figure 20-10.	External Reset Timing (RST)	. 441
Figure 20-11.	Power-On Reset Timing	. 442
Figure 20-12.	Brown-Out Reset Timing	. 442
Figure 20-13.	Software Reset Timing	. 442
Figure 20-14.	Watchdog Reset Timing	. 442
Figure 21-1.	100-Pin LQFP Package	. 443

查询"LM3S1138"供应商 List of Tables

Table 1.	Documentation Conventions	. 18
Table 3-1.	Memory Map	. 39
Table 4-1.	Exception Types	. 41
Table 4-2.	Interrupts	
Table 5-1.	JTAG Port Pins Reset State	
Table 5-2.	JTAG Instruction Register Commands	
Table 6-1.	System Control Register Map	. 61
Table 7-1.	Hibernation Module Register Map	119
Table 8-1.	Flash Protection Policy Combinations	135
Table 8-2.	Flash Resident Registers	
Table 8-3.	Flash Register Map	
Table 9-1.	GPIO Pad Configuration Examples	
Table 9-2.	GPIO Interrupt Configuration Example	
Table 9-3.	GPIO Register Map	
Table 10-1.	16-Bit Timer With Prescaler Configurations	
Table 10-2.	Timers Register Map	208
Table 11-1.	Watchdog Timer Register Map	
Table 12-1.	Samples and FIFO Depth of Sequencers	
Table 12-2.	ADC Register Map	
Table 13-1.	UART Register Map	296
Table 14-1.	SSI Register Map	
Table 15-1.	Examples of I ² C Master Timer Period versus Speed Mode	371
Table 15-2.	Inter-Integrated Circuit (I ² C) Interface Register Map	380
Table 15-3.	Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)	385
Table 16-1.	Comparator 0 Operating Modes	405
Table 16-2.	Comparator 1 Operating Modes	405
Table 16-3.	Comparator 2 Operating Modes	406
Table 16-4.	Internal Reference Voltage and ACREFCTL Field Values	406
Table 16-5.	Analog Comparators Register Map	408
Table 18-1.	Signals by Pin Number	417
Table 18-2.	Signals by Signal Name	421
Table 18-3.	Signals by Function, Except for GPIO	425
Table 18-4.	GPIO Pins and Alternate Functions	429
Table 19-1.	Temperature Characteristics	431
Table 19-2.	Thermal Characteristics	431
Table 20-1.	Maximum Ratings	432
Table 20-2.	Recommended DC Operating Conditions	432
Table 20-3.	LDO Regulator Characteristics	433
Table 20-4.	Flash Memory Characteristics	
Table 20-5.	Phase Locked Loop (PLL) Characteristics	434
Table 20-6.	Clock Characteristics	434
Table 20-7.	Crystal Characteristics	434
Table 20-8.	ADC Characteristics	435
Table 20-9.	Analog Comparator Characteristics	
Table 20-10.	Analog Comparator Voltage Reference Characteristics	
Table 20-11.	I ² C Characteristics	436

Table 20-12.	Hibernation Module Characteristics	436
Table 20-13.	SSI Characteristics	437
Table 20-14.	JTAG Characteristics	439
Table 20-15.	GPIO Characteristics	441
Table 20-16.	Reset Characteristics	441
Table C-1.	Part Ordering Information	465

查询"LM3S1138"供应商 List of Registers

System Con	itrol	
Register 1:	Device Identification 0 (DID0), offset 0x000	63
Register 2:	Brown-Out Reset Control (PBORCTL), offset 0x030	65
Register 3:	LDO Power Control (LDOPCTL), offset 0x034	66
Register 4:	Raw Interrupt Status (RIS), offset 0x050	67
Register 5:	Interrupt Mask Control (IMC), offset 0x054	
Register 6:	Masked Interrupt Status and Clear (MISC), offset 0x058	69
Register 7:	Reset Cause (RESC), offset 0x05C	
Register 8:	Run-Mode Clock Configuration (RCC), offset 0x060	71
Register 9:	XTAL to PLL Translation (PLLCFG), offset 0x064	
Register 10:	Run-Mode Clock Configuration 2 (RCC2), offset 0x070	
Register 11:	Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144	78
Register 12:	Device Identification 1 (DID1), offset 0x004	
Register 13:	Device Capabilities 0 (DC0), offset 0x008	
Register 14:	Device Capabilities 1 (DC1), offset 0x010	
Register 15:	Device Capabilities 2 (DC2), offset 0x014	
Register 16:	Device Capabilities 3 (DC3), offset 0x018	
Register 17:	Device Capabilities 4 (DC4), offset 0x01C	
Register 18:	Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100	
Register 19:	Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110	
Register 20:	Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120	93
Register 21:	Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104	
Register 22:	Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114	
Register 23:	Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124	
Register 24:	Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108	
Register 25:	Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118	
Register 26:	Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128	
Register 27:	Software Reset Control 0 (SRCR0), offset 0x040	
Register 28:	Software Reset Control 1 (SRCR1), offset 0x044	
Register 29:	Software Reset Control 2 (SRCR2), offset 0x048	113
Hibernation	Module	. 114
Register 1:	Hibernation RTC Counter (HIBRTCC), offset 0x000	121
Register 2:	Hibernation RTC Match 0 (HIBRTCM0), offset 0x004	122
Register 3:	Hibernation RTC Match 1 (HIBRTCM1), offset 0x008	123
Register 4:	Hibernation RTC Load (HIBRTCLD), offset 0x00C	124
Register 5:	Hibernation Control (HIBCTL), offset 0x010	
Register 6:	Hibernation Interrupt Mask (HIBIM), offset 0x014	127
Register 7:	Hibernation Raw Interrupt Status (HIBRIS), offset 0x018	
Register 8:	Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C	129
Register 9:	Hibernation Interrupt Clear (HIBIC), offset 0x020	
Register 10:	Hibernation RTC Trim (HIBRTCT), offset 0x024	
Register 11:	Hibernation Data (HIBDATA), offset 0x030-0x12C	132
Internal Mer	nory	. 133
Register 1:	Flash Memory Address (FMA), offset 0x000	
Register 2:	Flash Memory Data (FMD), offset 0x004	

查询"LM3S1138"供应商 Flash Memory Control (FMC), offset 0x008 140 Register 3: Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C 142 Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010 143 Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014 144 Register 7: Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200 146 Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400 147 Register 9: Register 10: User Debug (USER DBG), offset 0x1D0 148 User Register 0 (USER_REG0), offset 0x1E0 149 Register 11: Register 12: User Register 1 (USER REG1), offset 0x1E4 150 Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204 151 Register 13: Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208 152 Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C 153 Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404 154 Register 16: Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408 155 Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C 156 Register 18: General-Purpose Input/Outputs (GPIOs) 157 Register 1: GPIO Data (GPIODATA), offset 0x000 164 Register 2: GPIO Direction (GPIODIR), offset 0x400 165 GPIO Interrupt Sense (GPIOIS), offset 0x404 166 Register 3: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408 167 Register 4: Register 5: GPIO Interrupt Mask (GPIOIM), offset 0x410 169 Register 6: Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414 170 GPIO Masked Interrupt Status (GPIOMIS), offset 0x418 171 Register 8: GPIO Interrupt Clear (GPIOICR), offset 0x41C 172 Register 9: Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420 173 Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500 175 Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504 176 Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508 177 Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C 178 Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510 179 GPIO Pull-Down Select (GPIOPDR), offset 0x514 180 Register 16: Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518 181 Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C 182 Register 19: Register 20: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0 186 Register 21: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4 187 Register 22: Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8 188 Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC 189 GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0 190 Register 25: Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4 191 Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8 192 Register 28: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0 194 Register 29: Register 30: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8 196 Register 31:

Register 32:	GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC	197
General-Pur	pose Timers	198
Register 1:	GPTM Configuration (GPTMCFG), offset 0x000	210
Register 2:	GPTM TimerA Mode (GPTMTAMR), offset 0x004	211
Register 3:	GPTM TimerB Mode (GPTMTBMR), offset 0x008	213
Register 4:	GPTM Control (GPTMCTL), offset 0x00C	215
Register 5:	GPTM Interrupt Mask (GPTMIMR), offset 0x018	218
Register 6:	GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C	220
Register 7:	GPTM Masked Interrupt Status (GPTMMIS), offset 0x020	221
Register 8:	GPTM Interrupt Clear (GPTMICR), offset 0x024	222
Register 9:	GPTM TimerA Interval Load (GPTMTAILR), offset 0x028	224
Register 10:	GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C	225
Register 11:	GPTM TimerA Match (GPTMTAMATCHR), offset 0x030	226
Register 12:	GPTM TimerB Match (GPTMTBMATCHR), offset 0x034	227
Register 13:	GPTM TimerA Prescale (GPTMTAPR), offset 0x038	228
Register 14:	GPTM TimerB Prescale (GPTMTBPR), offset 0x03C	229
Register 15:	GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040	230
Register 16:	GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044	231
Register 17:	GPTM TimerA (GPTMTAR), offset 0x048	232
Register 18:	GPTM TimerB (GPTMTBR), offset 0x04C	233
Watchdog T	ïmer	234
Register 1:	Watchdog Load (WDTLOAD), offset 0x000	
Register 2:	Watchdog Value (WDTVALUE), offset 0x004	
Register 3:	Watchdog Control (WDTCTL), offset 0x008	
Register 4:	Watchdog Interrupt Clear (WDTICR), offset 0x00C	
Register 5:	Watchdog Raw Interrupt Status (WDTRIS), offset 0x010	
Register 6:	Watchdog Masked Interrupt Status (WDTMIS), offset 0x014	
Register 7:	Watchdog Test (WDTTEST), offset 0x418	
Register 8:	Watchdog Lock (WDTLOCK), offset 0xC00	
Register 9:	Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0	
Register 10:	Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4	
Register 11:	Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8	
Register 12:	Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC	
Register 13:	Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0	
Register 14:	Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4	
Register 15:	Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8	
Register 16:	Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC	
Register 17:	Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0	
Register 18:	Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4	
Register 19:	Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8	
Register 20:	Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC	
e	ligital Converter (ADC)	
Register 1:	ADC Active Sample Sequencer (ADCACTSS), offset 0x000	
Register 1:	ADC Raw Interrupt Status (ADCRIS), offset 0x004	
Register 3:	ADC Interrupt Mask (ADCIM), offset 0x004	
Register 4:	ADC Interrupt Status and Clear (ADCISC), offset 0x000	
Register 5:	ADC Overflow Status (ADCOSTAT), offset 0x000	
Register 6:	ADC Event Multiplexer Select (ADCEMUX), offset 0x014	
register 0.		200

Register 7:	ADC Underflow Status (ADCUSTAT), offset 0x018	272
Register 8:	ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020	
Register 9:	ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028	
Register 10:	ADC Sample Averaging Control (ADCSAC), offset 0x030	
Register 11:	ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040	
Register 12:	ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044	
Register 13:	ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048	281
Register 14:	ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068	281
Register 15:	ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088	281
Register 16:	ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8	281
Register 17:	ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C	282
Register 18:	ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C	282
Register 19:	ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C	
Register 20:	ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC	
Register 21:	ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060	
Register 22:	ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080	
Register 23:	ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064	
Register 24:	ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084	284
Register 25:	ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0	
Register 26:	ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4	
Register 27:	ADC Test Mode Loopback (ADCTMLB), offset 0x100	288
Universal A	synchronous Receivers/Transmitters (UARTs)	290
Register 1:	UART Data (UARTDR), offset 0x000	298
Register 2:	UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004	300
Register 3:	UART Flag (UARTFR), offset 0x018	
Register 4:		
Register 4.	UART IrDA Low-Power Register (UARTILPR), offset 0x020	304
Register 5:	UART IrDA Low-Power Register (UARTILPR), offset 0x020 UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	
-		305
Register 5:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024	305 306
Register 5: Register 6:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028	305 306 307
Register 5: Register 6: Register 7:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C	305 306 307 309
Register 5: Register 6: Register 7: Register 8:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030	305 306 307 309 311
Register 5: Register 6: Register 7: Register 8: Register 9:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034	305 306 307 309 311 313
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038	305 306 307 309 311 313 315
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038 UART Raw Interrupt Status (UARTRIS), offset 0x03C	305 306 307 309 311 313 315 316
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038 UART Raw Interrupt Status (UARTRIS), offset 0x03C UART Masked Interrupt Status (UARTMIS), offset 0x040	305 306 307 309 311 313 315 316 317
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038 UART Raw Interrupt Status (UARTRIS), offset 0x03C UART Masked Interrupt Status (UARTMIS), offset 0x040 UART Interrupt Clear (UARTICR), offset 0x044	305 306 307 309 311 313 315 316 317 319
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038 UART Raw Interrupt Status (UARTRIS), offset 0x03C UART Masked Interrupt Status (UARTMIS), offset 0x040 UART Interrupt Clear (UARTICR), offset 0x044 UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0	305 306 307 309 311 313 315 316 317 319 320
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038 UART Raw Interrupt Status (UARTRIS), offset 0x03C UART Masked Interrupt Status (UARTMIS), offset 0x040 UART Interrupt Clear (UARTICR), offset 0x044 UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4	305 306 307 309 311 313 315 316 317 319 320 321
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038 UART Raw Interrupt Status (UARTRIS), offset 0x03C UART Masked Interrupt Status (UARTMIS), offset 0x040 UART Interrupt Clear (UARTICR), offset 0x044 UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8	305 306 307 309 311 313 315 316 317 319 320 321 322
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 16: Register 17:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038 UART Raw Interrupt Status (UARTRIS), offset 0x03C UART Masked Interrupt Status (UARTRIS), offset 0x040 UART Interrupt Clear (UARTICR), offset 0x044 UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC	305 306 307 309 311 313 315 316 317 319 320 321 322 323
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038 UART Raw Interrupt Status (UARTRIS), offset 0x03C UART Masked Interrupt Status (UARTRIS), offset 0x040 UART Interrupt Clear (UARTICR), offset 0x044 UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFD6 UART Peripheral Identification 0 (UARTPeriphID7), offset 0xFD6	305 306 307 309 311 313 315 316 317 319 320 321 322 323 324
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038 UART Raw Interrupt Status (UARTRIS), offset 0x03C UART Masked Interrupt Status (UARTRIS), offset 0x040 UART Interrupt Clear (UARTICR), offset 0x044 UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFD6 UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFD6 UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4	305 306 307 309 311 313 315 316 317 319 320 321 322 323 324 325
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 14: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038 UART Raw Interrupt Status (UARTRIS), offset 0x03C UART Masked Interrupt Status (UARTRIS), offset 0x040 UART Interrupt Clear (UARTICR), offset 0x044 UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFD6 UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4 UART Peripheral Identification 1 (UARTPeriphID2), offset 0xFE4	305 306 307 309 311 313 315 316 317 319 320 321 322 323 324 325 326
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038 UART Raw Interrupt Status (UARTRIS), offset 0x03C UART Masked Interrupt Status (UARTRIS), offset 0x040 UART Masked Interrupt Status (UARTMIS), offset 0x040 UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFD6 UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE0 UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE0 UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFE4 UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFE8 UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFE8	305 306 307 309 311 313 315 316 317 319 320 321 322 323 324 325 326 327
Register 5: Register 6: Register 7: Register 8: Register 9: Register 10: Register 11: Register 12: Register 13: Register 14: Register 15: Register 15: Register 16: Register 17: Register 18: Register 19: Register 20: Register 21: Register 22:	UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024 UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028 UART Line Control (UARTLCRH), offset 0x02C UART Control (UARTCTL), offset 0x030 UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034 UART Interrupt Mask (UARTIM), offset 0x038 UART Raw Interrupt Status (UARTRIS), offset 0x03C UART Masked Interrupt Status (UARTRIS), offset 0x040 UART Masked Interrupt Status (UARTMIS), offset 0x040 UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0 UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4 UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8 UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFD6 UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFD6 UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE0 UART Peripheral Identification 1 (UARTPeriphID7), offset 0xFE4 UART Peripheral Identification 3 (UARTPeriphID2), offset 0xFE4 UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFE6 UART Peripheral Identification 0 (UARTPeriphID3), offset 0xFE6 UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFE6 UART Peripheral Identification 0 (UARTPECIIID0), offset 0xFE6 UART Peripheral Identification 1 (UARTPECIIID0), offset 0xFE6 UART Peripheral Identification 0 (UARTPECIIID0), offset 0xFE6	305 306 307 309 311 313 315 316 317 319 320 321 322 323 324 325 326 327 328

Synchronou	is Serial Interface (SSI)	331
Register 1:	SSI Control 0 (SSICR0), offset 0x000	343
Register 2:	SSI Control 1 (SSICR1), offset 0x004	345
Register 3:	SSI Data (SSIDR), offset 0x008	347
Register 4:	SSI Status (SSISR), offset 0x00C	
Register 5:	SSI Clock Prescale (SSICPSR), offset 0x010	350
Register 6:	SSI Interrupt Mask (SSIIM), offset 0x014	351
Register 7:	SSI Raw Interrupt Status (SSIRIS), offset 0x018	353
Register 8:	SSI Masked Interrupt Status (SSIMIS), offset 0x01C	
Register 9:	SSI Interrupt Clear (SSIICR), offset 0x020	
Register 10:	SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0	356
Register 11:	SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4	357
Register 12:	SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8	358
Register 13:	SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC	
Register 14:	SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0	360
Register 15:	SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4	361
Register 16:	SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8	
Register 17:	SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC	363
Register 18:	SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0	364
Register 19:	SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4	365
Register 20:	SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8	366
Register 21:	SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC	367
Inter-Integra	ated Circuit (I ² C) Interface	368
Register 1:	I ² C Master Slave Address (I2CMSA), offset 0x000	
Register 2:	I ² C Master Control/Status (I2CMCS), offset 0x004	383
Register 3:	I ² C Master Data (I2CMDR), offset 0x008	
Register 4:	I ² C Master Timer Period (I2CMTPR), offset 0x00C	
Register 5:	I ² C Master Interrupt Mask (I2CMIMR), offset 0x010	
Register 6:	I ² C Master Raw Interrupt Status (I2CMRIS), offset 0x014	
Register 7:	I ² C Master Masked Interrupt Status (I2CMMIS), offset 0x018	
Register 8:	I ² C Master Interrupt Clear (I2CMICR), offset 0x01C	
Register 9:	I ² C Master Configuration (I2CMCR), offset 0x020	
Register 10:	I ² C Slave Own Address (I2CSOAR), offset 0x000	
Register 11:	I ² C Slave Control/Status (I2CSCSR), offset 0x004	
•	I^2C Slave Data (I2CSDR), offset 0x008	
Register 12:	I ² C Slave Interrupt Mask (I2CSIMR), offset 0x00C	
Register 13:		
Register 14:	I ² C Slave Raw Interrupt Status (I2CSRIS), offset 0x010	
Register 15:	I ² C Slave Masked Interrupt Status (I2CSMIS), offset 0x014	
Register 16:	I ² C Slave Interrupt Clear (I2CSICR), offset 0x018	402
Analog Con	nparators	
Register 1:	Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00	409
Register 2:	Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04	
Register 3:	Analog Comparator Interrupt Enable (ACINTEN), offset 0x08	
Register 4:	Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10	
Register 5:	Analog Comparator Status 0 (ACSTAT0), offset 0x20	
Register 6:	Analog Comparator Status 1 (ACSTAT1), offset 0x40	
Register 7:	Analog Comparator Status 2 (ACSTAT2), offset 0x60	413

Register 8:	Analog Comparator Control 0 (ACCTL0), offset 0x24	414
Register 9:	Analog Comparator Control 1 (ACCTL1), offset 0x44	414
Register 10:	Analog Comparator Control 2 (ACCTL2), offset 0x64	414

查询"LM3S1138"供应商 About This Document

This data sheet provides reference information for the LM3S1138 microcontroller, describing the functional blocks of the system-on-chip (SoC) device designed around the ARM® Cortex[™]-M3 core.

Audience

This manual is intended for system software developers, hardware designers, and application developers.

About This Manual

This document is organized into sections that correspond to each major feature.

Related Documents

The following documents are referenced by the data sheet, and available on the documentation CD or from the Luminary Micro web site at www.luminarymicro.com:

- ARM® Cortex™-M3 Technical Reference Manual
- ARM® CoreSight Technical Reference Manual
- ARM® v7-M Architecture Application Level Reference Manual

The following related documents are also referenced:

IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture

This documentation list was current as of publication date. Please check the Luminary Micro web site for additional documentation, including application notes and white papers.

Documentation Conventions

This document uses the conventions shown in Table 1 on page 18.

Table 1. Documentation Conventions

Notation	Meaning		
General Register Notation			
REGISTER	APB registers are indicated in uppercase bold. For example, PBORCTL is the Power-On and Brown-Out Reset Control register. If a register name contains a lowercase n, it represents more than one register. For example, SRCRn represents any (or all) of the three Software Reset Control registers: SRCR0, SRCR1 , and SRCR2 .		
bit	A single bit in a register.		
bit field	Two or more consecutive and related bits.		
offset 0xnnn	A hexadecimal increment to a register's address, relative to that module's base address as specified in "Memory Map" on page 39.		
Register N	Registers are numbered consecutively throughout the document to aid in referencing them. The register number has no meaning to software.		

Notation	Meaning
reserved	Register bits marked <i>reserved</i> are reserved for future use. In most cases, reserved bits are set to 0; however, user software should not rely on the value of a reserved bit. To provide software compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
уу:хх	The range of register bits inclusive from xx to yy. For example, 31:15 means bits 15 through 31 in that register.
Register Bit/Field Types	This value in the register bit diagram indicates whether software running on the controller can change the value of the bit field.
RC	Software can read this field. The bit or field is cleared by hardware after reading the bit/field.
RO	Software can read this field. Always write the chip reset value.
R/W	Software can read or write this field.
R/W1C	Software can read or write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged.
	This register type is primarily used for clearing interrupt status bits where the read operation provides the interrupt status and the write of the read value clears only the interrupts being reported at the time the register was read.
W1C	Software can write this field. A write of a 0 to a W1C bit does not affect the bit value in the register. A write of a 1 clears the value of the bit in the register; the remaining bits remain unchanged. A read of the register returns no meaningful data.
	This register is typically used to clear the corresponding bit in an interrupt register.
WO	Only a write by software is valid; a read of the register returns no meaningful data.
Register Bit/Field Reset Value	This value in the register bit diagram shows the bit/field value after any reset, unless noted.
0	Bit cleared to 0 on chip reset.
1	Bit set to 1 on chip reset.
-	Nondeterministic.
Pin/Signal Notation	
[]	Pin alternate function; a pin defaults to the signal without the brackets.
pin	Refers to the physical connection on the package.
signal	Refers to the electrical signal encoding of a pin.
assert a signal	Change the value of the signal from the logically False state to the logically True state. For active High signals, the asserted signal value is 1 (High); for active Low signals, the asserted signal value is 0 (Low). The active polarity (High or Low) is defined by the signal name (see SIGNAL and SIGNAL below).
deassert a signal	Change the value of the signal from the logically True state to the logically False state.
SIGNAL	Signal names are in uppercase and in the Courier font. An overbar on a signal name indicates that it is active Low. To assert SIGNAL is to drive it Low; to deassert SIGNAL is to drive it High.
SIGNAL	Signal names are in uppercase and in the Courier font. An active High signal has no overbar. To assert SIGNAL is to drive it High; to deassert SIGNAL is to drive it Low.
Numbers	
Х	An uppercase X indicates any of several values is allowed, where X can be any legal pattern. For example, a binary value of 0X00 can be either 0100 or 0000, a hex value of 0xX is 0x0 or 0x1, and so on.
0x	Hexadecimal numbers have a prefix of 0x. For example, 0x00FF is the hexadecimal number FF.
	All other numbers within register tables are assumed to be binary. Within conceptual information, binary numbers are indicated with a b suffix, for example, 1011b, and decimal numbers are written without a prefix or suffix.

<u>查询"LM3S1138"供应商</u> **1** Architectural Overview

The Luminary Micro Stellaris[®] family of microcontrollers—the first ARM® Cortex[™]-M3 based controllers—brings high-performance 32-bit computing to cost-sensitive embedded microcontroller applications. These pioneering parts deliver customers 32-bit performance at a cost equivalent to legacy 8- and 16-bit devices, all in a package with a small footprint.

The Stellaris[®] family offers efficient performance and extensive integration, favorably positioning the device into cost-conscious applications requiring significant control-processing and connectivity capabilities. The Stellaris[®] LM3S2000 series, designed for Controller Area Network (CAN) applications, extends the Stellaris family with Bosch CAN networking technology, the golden standard in short-haul industrial networks. The Stellaris[®] LM3S2000 series also marks the first integration of CAN capabilities with the revolutionary Cortex-M3 core. The Stellaris[®] LM3S6000 series combines both a 10/100 Ethernet Media Access Control (MAC) and Physical (PHY) layer, marking the first time that integrated connectivity is available with an ARM Cortex-M3 MCU and the only integrated 10/100 Ethernet MAC and PHY available in an ARM architecture MCU.

The LM3S1138 microcontroller is targeted for industrial applications, including remote monitoring, electronic point-of-sale machines, test and measurement equipment, network appliances and switches, factory automation, HVAC and building control, gaming equipment, motion control, medical instrumentation, and fire and security.

For applications requiring extreme conservation of power, the LM3S1138 microcontroller features a Battery-backed Hibernation module to efficiently power down the LM3S1138 to a low-power state during extended periods of inactivity. With a power-up/power-down sequencer, a continuous time counter (RTC), a pair of match registers, an APB interface to the system bus, and dedicated non-volatile memory, the Hibernation module positions the LM3S1138 microcontroller perfectly for battery applications.

In addition, the LM3S1138 microcontroller offers the advantages of ARM's widely available development tools, System-on-Chip (SoC) infrastructure IP applications, and a large user community. Additionally, the microcontroller uses ARM's Thumb®-compatible Thumb-2 instruction set to reduce memory requirements and, thereby, cost. Finally, the LM3S1138 microcontroller is code-compatible to all members of the extensive Stellaris[®] family; providing flexibility to fit our customers' precise needs.

Luminary Micro offers a complete solution to get to market quickly, with evaluation and development boards, white papers and application notes, an easy-to-use peripheral driver library, and a strong support, sales, and distributor network.

1.1 Product Features

The LM3S1138 microcontroller includes the following product features:

- 32-Bit RISC Performance
 - 32-bit ARM® Cortex[™]-M3 v7M architecture optimized for small-footprint embedded applications
 - System timer (SysTick), providing a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism
 - Thumb®-compatible Thumb-2-only instruction set processor core for high code density
 - 50-MHz operation

- Hardware-division and single-cycle-multiplication
- Integrated Nested Vectored Interrupt Controller (NVIC) providing deterministic interrupt handling
- 34 interrupts with eight priority levels
- Memory protection unit (MPU), providing a privileged mode for protected operating system functionality
- Unaligned data access, enabling data to be efficiently packed into memory
- Atomic bit manipulation (bit-banding), delivering maximum memory utilization and streamlined peripheral control
- Internal Memory
 - 64 KB single-cycle flash
 - User-managed flash block protection on a 2-KB block basis
 - User-managed flash data programming
 - User-defined and managed flash-protection block
 - 16 KB single-cycle SRAM
- General-Purpose Timers
 - Four General-Purpose Timer Modules (GPTM), each of which provides two 16-bit timer/counters. Each GPTM can be configured to operate independently as timers or event counters: as a single 32-bit timer, as one 32-bit Real-Time Clock (RTC) to event capture, for Pulse Width Modulation (PWM), or to trigger analog-to-digital conversions
 - 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock when using an external 32.768-KHz clock as the input
 - User-enabled stalling in periodic and one-shot mode when the controller asserts the CPU Halt flag during debug
 - ADC event trigger
 - 16-bit Timer modes
 - · General-purpose timer function with an 8-bit prescaler
 - Programmable one-shot timer
 - Programmable periodic timer
 - User-enabled stalling when the controller asserts CPU Halt flag during debug

- ADC event trigger
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal
- ARM FiRM-compliant Watchdog Timer
 - 32-bit down counter with a programmable load register
 - Separate watchdog clock with an enable
 - Programmable interrupt generation logic with interrupt masking
 - Lock register protection from runaway software
 - Reset generation logic with an enable/disable
 - User-enabled stalling when the controller asserts the CPU Halt flag during debug
- Synchronous Serial Interface (SSI)
 - Two SSI modules, each with the following features:
 - Master or slave operation
 - Programmable clock bit rate and prescale
 - Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
 - Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
 - Programmable data frame size from 4 to 16 bits
 - Internal loopback test mode for diagnostic/debug testing
- UART
 - Three fully programmable 16C550-type UARTs with IrDA support
 - Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs to reduce CPU interrupt service loading
 - Programmable baud-rate generator with fractional divider
 - Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
 - FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8

- Standard asynchronous communication bits for start, stop, and parity
- False-start-bit detection
- Line-break generation and detection
- ADC
 - Single- and differential-input configurations
 - Eight 10-bit channels (inputs) when used as single-ended inputs
 - Sample rate of one million samples/second
 - Flexible, configurable analog-to-digital conversion
 - Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
 - Each sequence triggered by software or internal event (timers, analog comparators, or GPIO)
 - On-chip temperature sensor
- Analog Comparators
 - Three independent integrated analog comparators
 - Configurable for output to: drive an output pin, generate an interrupt, or initiate an ADC sample sequence
 - Compare external pin input to external pin input or to internal programmable voltage reference
- I²C
 - Two I^C modules
 - Master and slave receive and transmit operation with transmission speed up to 100 Kbps in Standard mode and 400 Kbps in Fast mode
 - Interrupt generation
 - Master with arbitration and clock synchronization, multimaster support, and 7-bit addressing mode
- GPIOs
 - 9-46 GPIOs, depending on configuration
 - 5-V-tolerant input/outputs
 - Programmable interrupt generation as either edge-triggered or level-sensitive
 - Bit masking in both read and write operations through address lines
 - Can initiate an ADC sample sequence

- Programmable control for GPIO pad configuration:
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables
- Power
 - On-chip Low Drop-Out (LDO) voltage regulator, with programmable output user-adjustable from 2.25 V to 2.75 V
 - Hibernation module handles the power-up/down 3.3 V sequencing and control for the core digital logic and analog circuits
 - Low-power options on controller: Sleep and Deep-sleep modes
 - Low-power options for peripherals: software controls shutdown of individual peripherals
 - User-enabled LDO unregulated voltage detection and automatic reset
 - 3.3-V supply brown-out detection and reporting via interrupt or reset
- Flexible Reset Sources
 - Power-on reset (POR)
 - Reset pin assertion
 - Brown-out (BOR) detector alerts to system power drops
 - Software reset
 - Watchdog timer reset
 - Internal low drop-out (LDO) regulator output goes unregulated
- Additional Features
 - Six reset sources
 - Programmable clock source control
 - Clock gating to individual peripherals for power savings
 - IEEE 1149.1-1990 compliant Test Access Port (TAP) controller
 - Debug access via JTAG and Serial Wire interfaces
 - Full JTAG boundary scan
- Industrial-range 100-pin RoHS-compliant LQFP package


- 1.2 Target Applications
 - Remote monitoring
 - Electronic point-of-sale (POS) machines
 - Test and measurement equipment
 - Network appliances and switches
 - Factory automation
 - HVAC and building control
 - Gaming equipment
 - Motion control
 - Medical instrumentation
 - Fire and security
 - Power and energy
 - Transportation

1.3 High-Level Block Diagram

Figure 1-1 on page 26 shows the features on the Stellaris® Fury-class family of devices.

Note: Figure 1-1 on page 26 indicates the full set of features available on all the devices in the Stellaris® Fury-class family, not all the features on this specific device.





1.4 Functional Overview

The following sections provide an overview of the features of the LM3S1138 microcontroller. The page number in parenthesis indicates where that feature is discussed in detail. Ordering and support information can be found in "Ordering and Contact Information" on page 465.

1.4.1 ARM Cortex[™]-M3

1.4.1.1 **Processor Core (see page 33)**

All members of the Stellaris[®] product family, including the LM3S1138 microcontroller, are designed around an ARM Cortex[™]-M3 processor core. The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low-power consumption, while delivering outstanding computational performance and exceptional system response to interrupts.

"ARM Cortex-M3 Processor Core" on page 33 provides an overview of the ARM core; the core is detailed in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

1.4.1.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

1.4.1.3 Nested Vectored Interrupt Controller (NVIC)

The LM3S1138 controller includes the ARM Nested Vectored Interrupt Controller (NVIC) on the ARM Cortex-M3 core. The NVIC and Cortex-M3 prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration. Software can set eight priority levels on 7 exceptions (system handlers) and 34 interrupts.

"Interrupts" on page 41 provides an overview of the NVIC controller and the interrupt map. Exceptions and interrupts are detailed in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual*.

1.4.2 Motor Control Peripherals

To enhance motor control, the LM3S1138 controller features Pulse Width Modulation (PWM) outputs.

1.4.2.1 **PWM** (see page 204)

Pulse width modulation (PWM) is a powerful technique for digitally encoding analog signal levels. High-resolution counters are used to generate a square wave, and the duty cycle of the square wave is modulated to encode an analog signal. Typical applications include switching power supplies and motor control.

On the LM3S1138, PWM motion control functionality can be achieved through the motion control features of the general-purpose timers (using the CCP pins).

CCP Pins (see page 204)

The General-Purpose Timer Module's CCP (Capture Compare PWM) pins are software programmable to support a simple PWM mode with a software-programmable output inversion of the PWM signal.

1.4.3 Analog Peripherals

To handle analog signals, the LM3S1138 microcontroller offers an Analog-to-Digital Converter (ADC).

For support of analog signals, the LM3S1138 microcontroller offers three analog comparators.

1.4.3.1 ADC (see page 257)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The LM3S1138 ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. Four buffered sample sequences allow rapid sampling of up to eight analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

1.4.3.2 Analog Comparators (see page 403)

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S1138 microcontroller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

1.4.4 Serial Communications Peripherals

The LM3S1138 controller supports both asynchronous and synchronous serial communications with:

- Three fully programmable 16C550-type UARTs
- Two SSI modules
- Two I²C modules

1.4.4.1 UART (see page 290)

A Universal Asynchronous Receiver/Transmitter (UART) is an integrated circuit used for RS-232C serial communications, containing a transmitter (parallel-to-serial converter) and a receiver (serial-to-parallel converter), each clocked separately.

The LM3S1138 controller includes three fully programmable 16C550-type UARTs that support data transfer speeds up to 460.8 Kbps. (Although similar in functionality to a 16C550 UART, it is not register-compatible.) In addition, each UART is capable of supporting IrDA.

Separate 16x8 transmit (TX) and 16x12 receive (RX) FIFOs reduce CPU interrupt service loading. The UART can generate individually masked interrupts from the RX, TX, modem status, and error conditions. The module provides a single combined interrupt when any of the interrupts are asserted and are unmasked.

1.4.4.2 SSI (see page 331)

Synchronous Serial Interface (SSI) is a four-wire bi-directional communications interface.

The LM3S1138 controller includes two SSI modules that provide the functionality for synchronous serial communications with peripheral devices, and can be configured to use the Freescale SPI, MICROWIRE, or TI synchronous serial interface frame formats. The size of the data frame is also configurable, and can be set between 4 and 16 bits, inclusive.

Each SSI module performs serial-to-parallel conversion on data received from a peripheral device, and parallel-to-serial conversion on data transmitted to a peripheral device. The TX and RX paths are buffered with internal FIFOs, allowing up to eight 16-bit values to be stored independently.

Each SSI module can be configured as either a master or slave device. As a slave device, the SSI module can also be configured to disable its output, which allows a master device to be coupled with multiple slave devices.

Each SSI module also includes a programmable bit rate clock divider and prescaler to generate the output serial clock derived from the SSI module's input clock. Bit rates are generated based on the input clock and the maximum bit rate is determined by the connected peripheral.

1.4.4.3 I²C (see page 368)

The Inter-Integrated Circuit (I²C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL).

The I²C bus interfaces to external I²C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I²C bus may also be used for system testing and diagnostic purposes in product development and manufacture.

The LM3S1138 controller includes two I^2C modules that provide the ability to communicate to other IC devices over an I^2C bus. The I^2C bus supports devices that can both transmit and receive (write and read) data.

Devices on the I^2C bus can be designated as either a master or a slave. Each I^2C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. The four I^2C modes are: Master Transmit, Master Receive, Slave Transmit, and Slave Receive.

A Stellaris[®] I²C module can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts. The I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error). The I^2C slave generates interrupts when data has been sent or requested by a master.

1.4.5 System Peripherals

1.4.5.1 Programmable GPIOs (see page 157)

General-purpose input/output (GPIO) pins offer flexibility for a variety of connections.

The Stellaris[®] GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port. The GPIO module is FiRM-compliant (compliant to the ARM Foundation IP for Real-Time Microcontrollers specification) and supports 9-46 programmable input/output pins. The number of GPIOs available depends on the peripherals being used (see "Signal Tables" on page 417 for the signals available to each GPIO pin).

The GPIO module features programmable interrupt generation as either edge-triggered or level-sensitive on all pins, programmable control for GPIO pad configuration, and bit masking in both read and write operations through address lines.

1.4.5.2 Four Programmable Timers (see page 198)

Programmable timers can be used to count or time external events that drive the Timer input pins.

The Stellaris[®] General-Purpose Timer Module (GPTM) contains four GPTM blocks. Each GPTM block provides two 16-bit timer/counters that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions.

When configured in 32-bit mode, a timer can run as a one-shot timer, periodic timer, or Real-Time Clock (RTC). When in 16-bit mode, a timer can run as a one-shot timer or periodic timer, and can extend its precision by using an 8-bit prescaler. A 16-bit timer can also be configured for event capture or Pulse Width Modulation (PWM) generation.

1.4.5.3 Watchdog Timer (see page 234)

A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, and a locking register.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

1.4.6 Memory Peripherals

The LM3S1138 controller offers both single-cycle SRAM and single-cycle Flash memory.

1.4.6.1 SRAM (see page 133)

The LM3S1138 static random access memory (SRAM) controller supports 16 KB SRAM. The internal SRAM of the Stellaris[®] devices is located at offset 0x0000.0000 of the device memory map. To reduce the number of time-consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the new Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

1.4.6.2 Flash (see page 134)

The LM3S1138 Flash controller supports 64 KB of flash memory. The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. These blocks are paired into a set of 2-KB blocks that can be individually protected. The blocks can be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

1.4.7 Additional Features

1.4.7.1 Memory Map (see page 39)

A memory map lists the location of instructions and data in memory. The memory map for the LM3S1138 controller can be found in "Memory Map" on page 39. Register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map.

The *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* provides further information on the memory map.

1.4.7.2 JTAG TAP Controller (see page 44)

The Joint Test Action Group (JTAG) port provides a standardized serial interface for controlling the Test Access Port (TAP) and associated test logic. The TAP, JTAG instruction register, and JTAG data registers can be used to test the interconnects of assembled printed circuit boards, obtain manufacturing information on the components, and observe and/or control the inputs and outputs of the controller during normal operation. The JTAG port provides a high degree of testability and chip-level access at a low cost.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.

The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, Luminary Micro, and unimplemented JTAG instructions.

1.4.7.3 System Control and Clocks (see page 55)

System control determines the overall operation of the device. It provides information about the device, controls the clocking of the device and individual peripherals, and handles reset detection and reporting.

1.4.7.4 Hibernation Module (see page 114)

The Hibernation module provides logic to switch power off to the main processor and peripherals, and to wake on external or time-based events. The Hibernation module includes power-sequencing logic, a real-time clock with a pair of match registers, low-battery detection circuitry, and interrupt signalling to the processor. It also includes 64 32-bit words of non-volatile memory that can be used for saving state during hibernation.

1.4.8 Hardware Details

Details on the pins and package can be found in the following sections:

- "Pin Diagram" on page 416
- "Signal Tables" on page 417
- "Operating Characteristics" on page 431
- "Electrical Characteristics" on page 432
- "Package Information" on page 443

<u>查询"LM3S1138"供应商</u> 2 ARM Cortex-M3 Processor Core

The ARM Cortex-M3 processor provides the core for a high-performance, low-cost platform that meets the needs of minimal memory implementation, reduced pin count, and low power consumption, while delivering outstanding computational performance and exceptional system response to interrupts. Features include:


- Compact core.
- Thumb-2 instruction set, delivering the high-performance expected of an ARM core in the memory size usually associated with 8- and 16-bit devices; typically in the range of a few kilobytes of memory for microcontroller class applications.
- Rapid application execution through Harvard architecture characterized by separate buses for instruction and data.
- Exceptional interrupt handling, by implementing the register manipulations required for handling an interrupt in hardware.
- Memory protection unit (MPU) to provide a privileged mode of operation for complex applications.
- Migration from the ARM7[™] processor family for better performance and power efficiency.
- Full-featured debug solution with a:
 - Serial Wire JTAG Debug Port (SWJ-DP)
 - Flash Patch and Breakpoint (FPB) unit for implementing breakpoints
 - Data Watchpoint and Trigger (DWT) unit for implementing watchpoints, trigger resources, and system profiling
 - Instrumentation Trace Macrocell (ITM) for support of printf style debugging
 - Trace Port Interface Unit (TPIU) for bridging to a Trace Port Analyzer

The Stellaris[®] family of microcontrollers builds on this core to bring high-performance 32-bit computing to cost-sensitive embedded microcontroller applications, such as factory automation and control, industrial control power devices, building and home automation, and stepper motors.

For more information on the ARM Cortex-M3 processor core, see the ARM® Cortex[™]-M3 Technical Reference Manual. For information on SWJ-DP, see the ARM® CoreSight Technical Reference Manual.

2.1 Block Diagram





2.2 Functional Description

Important: The ARM® Cortex[™]-M3 Technical Reference Manual describes all the features of an ARM Cortex-M3 in detail. However, these features differ based on the implementation. This section describes the Stellaris[®] implementation.

Luminary Micro has implemented the ARM Cortex-M3 core as shown in Figure 2-1 on page 34. As noted in the *ARM*® *Cortex*[™]-*M3 Technical Reference Manual*, several Cortex-M3 components are flexible in their implementation: SW/JTAG-DP, ETM, TPIU, the ROM table, the MPU, and the Nested Vectored Interrupt Controller (NVIC). Each of these is addressed in the sections that follow.

2.2.1 Serial Wire and JTAG Debug

Luminary Micro has replaced the ARM SW-DP and JTAG-DP with the ARM CoreSight[™]-compliant Serial Wire JTAG Debug Port (SWJ-DP) interface. This means Chapter 12, "Debug Port," of the *ARM*® *Cortex[™]-M3 Technical Reference Manual* does not apply to Stellaris[®] devices.

The SWJ-DP interface combines the SWD and JTAG debug ports into one module. See the *CoreSight™ Design Kit Technical Reference Manual* for details on SWJ-DP.

2.2.2 Embedded Trace Macrocell (ETM)

ETM was not implemented in the Stellaris[®] devices. This means Chapters 15 and 16 of the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* can be ignored.

2.2.3 Trace Port Interface Unit (TPIU)

The TPIU acts as a bridge between the Cortex-M3 trace data from the ITM, and an off-chip Trace Port Analyzer. The Stellaris[®] devices have implemented TPIU as shown in Figure 2-2 on page 35. This is similar to the non-ETM version described in the *ARM*® *Cortex*™-*M3 Technical Reference Manual*, however, SWJ-DP only provides SWV output for the TPIU.




Figure 2-2. TPIU Block Diagram

2.2.4 ROM Table

The default ROM table was implemented as described in the *ARM*[®] *Cortex*[™]-*M*3 *Technical Reference Manual*.

2.2.5 Memory Protection Unit (MPU)

The Memory Protection Unit (MPU) is included on the LM3S1138 controller and supports the standard ARMv7 Protected Memory System Architecture (PMSA) model. The MPU provides full support for protection regions, overlapping protection regions, access permissions, and exporting memory attributes to the system.

2.2.6 Nested Vectored Interrupt Controller (NVIC)

The Nested Vectored Interrupt Controller (NVIC):

- Facilitates low-latency exception and interrupt handling
- Controls power management
- Implements system control registers

The NVIC supports up to 240 dynamically reprioritizable interrupts each with up to 256 levels of priority. The NVIC and the processor core interface are closely coupled, which enables low latency interrupt processing and efficient processing of late arriving interrupts. The NVIC maintains knowledge of the stacked (nested) interrupts to enable tail-chaining of interrupts.

You can only fully access the NVIC from privileged mode, but you can pend interrupts in user-mode if you enable the Configuration Control Register (see the ARM® Cortex[™]-M3 Technical Reference Manual). Any other user-mode access causes a bus fault.

All NVIC registers are accessible using byte, halfword, and word unless otherwise stated.

All NVIC registers and system debug registers are little endian regardless of the endianness state of the processor.

2.2.6.1 Interrupts

The *ARM*® *Cortex*[™]-*M3 Technical Reference Manual* describes the maximum number of interrupts and interrupt priorities. The LM3S1138 microcontroller supports 34 interrupts with eight priority levels.

2.2.6.2 System Timer (SysTick)

Cortex-M3 includes an integrated system timer, SysTick. SysTick provides a simple, 24-bit clear-on-write, decrementing, wrap-on-zero counter with a flexible control mechanism. The counter can be used in several different ways, for example:

- An RTOS tick timer which fires at a programmable rate (for example, 100 Hz) and invokes a SysTick routine.
- A high-speed alarm timer using the system clock.
- A variable rate alarm or signal timer—the duration is range-dependent on the reference clock used and the dynamic range of the counter.
- A simple counter. Software can use this to measure time to completion and time used.
- An internal clock source control based on missing/meeting durations. The COUNTFLAG bit-field in the control and status register can be used to determine if an action completed within a set duration, as part of a dynamic clock management control loop.

Functional Description

The timer consists of three registers:

- A control and status counter to configure its clock, enable the counter, enable the SysTick interrupt, and determine counter status.
- The reload value for the counter, used to provide the counter's wrap value.
- The current value of the counter.

A fourth register, the SysTick Calibration Value Register, is not implemented in the Stellaris[®] devices.

When enabled, the timer counts down from the reload value to zero, reloads (wraps) to the value in the SysTick Reload Value register on the next clock edge, then decrements on subsequent clocks. Writing a value of zero to the Reload Value register disables the counter on the next wrap. When the counter reaches zero, the COUNTFLAG status bit is set. The COUNTFLAG bit clears on reads.

Writing to the Current Value register clears the register and the COUNTFLAG status bit. The write does not trigger the SysTick exception logic. On a read, the current value is the value of the register at the time the register is accessed.

If the core is in debug state (halted), the counter will not decrement. The timer is clocked with respect to a reference clock. The reference clock can be the core clock or an external clock source.

SysTick Control and Status Register

Use the SysTick Control and Status Register to enable the SysTick features. The reset is 0x0000.0000.

Bit/Field	Name	Туре	Reset	Description	
31:17	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
16	COUNTFLAG	R/W	0	Returns 1 if timer counted to 0 since last time this was read. Clears on read by application. If read by the debugger using the DAP, this bit is cleared on read-only if the MasterType bit in the AHB-AP Control Register is set to 0. Otherwise, the COUNTFLAG bit is not changed by the debugger read.	
15:3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.	
2	CLKSOURCE	R/W	0	 0 = external reference clock. (Not implemented for Stellaris microcontrollers.) 1 = core clock. If no reference clock is provided, it is held at 1 and so gives the same time as the core clock. The core clock must be at least 2.5 times faster than the reference clock lif it is not, the count values are unpredictable. 	
1	TICKINT	R/W	0	1 = counting down to 0 pends the SysTick handler.0 = counting down to 0 does not pend the SysTick handler. Software can use the COUNTFLAG to determine if ever counted to 0.	
0	ENABLE	R/W	0	 1 = counter operates in a multi-shot way. That is, counter loads with the Reload value and then begins counting down. On reaching 0, it sets the COUNTFLAG to 1 and optionally pends the SysTick handler, based on TICKINT. It then loads the Reload value again, and begins counting. 0 = counter disabled. 	

SysTick Reload Value Register

Use the SysTick Reload Value Register to specify the start value to load into the current value register when the counter reaches 0. It can be any value between 1 and 0x00FF.FFFF. A start value of 0 is possible, but has no effect because the SysTick interrupt and COUNTFLAG are activated when counting from 1 to 0.

Therefore, as a multi-shot timer, repeated over and over, it fires every N+1 clock pulse, where N is any value from 1 to 0x00FF.FFFF. So, if the tick interrupt is required every 100 clock pulses, 99 must be written into the RELOAD. If a new value is written on each tick interrupt, so treated as single shot, then the actual count down must be written. For example, if a tick is next required after 400 clock pulses, 400 must be written into the RELOAD.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description
23:0	RELOAD	W1C	-	Value to load into the SysTick Current Value Register when the counter reaches 0.

SysTick Current Value Register

Use the SysTick Current Value Register to find the current value in the register.

Bit/Field	Name	Туре	Reset	Description
31:24	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
23:0	CURRENT	W1C		Current value at the time the register is accessed. No read-modify-write protection is provided, so change with care. This register is write-clear. Writing to it with any value clears the register to 0. Clearing this register also clears the COUNTFLAG bit of the SysTick Control and Status Register.

SysTick Calibration Value Register

The SysTick Calibration Value register is not implemented.

查询"LM3S1138"供应商 3 Memory Map

The memory map for the LM3S1138 controller is provided in Table 3-1 on page 39.

In this manual, register addresses are given as a hexadecimal increment, relative to the module's base address as shown in the memory map. See also Chapter 4, "Memory Map" in the *ARM*® *Cortex*[™]*-M3 Technical Reference Manual*.

Important: In Table 3-1 on page 39, addresses not listed are reserved.

Table 3-1. Memory Map^a

Start	End	Description	For details on registers, see page
Memory			
0x0000.0000	0x0000.FFFF	On-chip flash ^b	137
0x2000.0000	0x2000.3FFF	Bit-banded on-chip SRAM ^c	137
0x2010.0000	0x21FF.FFFF	Reserved non-bit-banded SRAM space	-
0x2200.0000	0x23FF.FFFF	Bit-band alias of 0x2000.0000 through 0x200F.FFFF	133
0x2400.0000	0x3FFF.FFFF	Reserved non-bit-banded SRAM space	-
FiRM Peripherals			
0x4000.0000	0x4000.0FFF	Watchdog timer	236
0x4000.4000	0x4000.4FFF	GPIO Port A	163
0x4000.5000	0x4000.5FFF	GPIO Port B	163
0x4000.6000	0x4000.6FFF	GPIO Port C	163
0x4000.7000	0x4000.7FFF	GPIO Port D	163
0x4000.8000	0x4000.8FFF	SSIO	342
0x4000.9000	0x4000.9FFF	SSI1	342
0x4000.C000	0x4000.CFFF	UART0	297
0x4000.D000	0x4000.DFFF	UART1	297
0x4000.E000	0x4000.EFFF	UART2	297
Peripherals			•
0x4002.0000	0x4002.07FF	I2C Master 0	381
0x4002.0800	.0800 0x4002.0FFF I2C Slave 0		394
0x4002.1000	0x4002.17FF	I2C Master 1	381
0x4002.1800	0x4002.1FFF	I2C Slave 1	394
0x4002.4000	0x4002.4FFF	GPIO Port E	163
0x4002.5000	0x4002.5FFF	GPIO Port F	163
0x4002.6000	0x4002.6FFF	GPIO Port G	163
0x4002.7000	0x4002.7FFF	GPIO Port H	163
0x4003.0000	0x4003.0FFF	Timer0	209
0x4003.1000	0x4003.1FFF	0x4003.1FFF Timer1	
0x4003.2000	0x4003.2FFF	Timer2	209
0x4003.3000	0x4003.3FFF	Timer3	
0x4003.8000	0x4003.8FFF	ADC	263

Start	End	Description	For details or registers, see page
0x4003.C000	0x4003.CFFF	Analog Comparators	403
0x400F.C000	0x400F.CFFF	Hibernation Module	120
0x400F.D000	0x400F.DFFF	Flash control	137
0x400F.E000	0x400F.EFFF	System control	62
0x4200.0000	0x43FF.FFFF	Bit-banded alias of 0x4000.0000 through 0x400F.FFFF	-
Private Peripheral Bu	us		1
0xE000.0000	0xE000.0FFF	Instrumentation Trace Macrocell (ITM)	ARM®
0xE000.1000	0xE000.1FFF	Data Watchpoint and Trace (DWT)	Cortex™-M3 Technical
0xE000.2000	0xE000.2FFF	Flash Patch and Breakpoint (FPB)	Reference
0xE000.3000	0xE000.DFFF	Reserved	Manual
0xE000.E000	0xE000.EFFF	Nested Vectored Interrupt Controller (NVIC)	
0xE000.F000	0xE003.FFFF	Reserved	
0xE004.0000	0xE004.0FFF	Trace Port Interface Unit (TPIU)	
0xE004.1000	0xE004.1FFF	Reserved	-
0xE004.2000	0xE00F.FFFF	Reserved	-
0xE010.0000	0xFFFF.FFFF	Reserved for vendor peripherals	-

a. All reserved space returns a bus fault when read or written.

b. The unavailable flash will bus fault throughout this range.

c. The unavailable SRAM will bus fault throughout this range.

查询"LM3S1138"供应商 4 Interrupts

The ARM Cortex-M3 processor and the Nested Vectored Interrupt Controller (NVIC) prioritize and handle all exceptions. All exceptions are handled in Handler Mode. The processor state is automatically stored to the stack on an exception, and automatically restored from the stack at the end of the Interrupt Service Routine (ISR). The vector is fetched in parallel to the state saving, which enables efficient interrupt entry. The processor supports tail-chaining, which enables back-to-back interrupts to be performed without the overhead of state saving and restoration.

Table 4-1 on page 41 lists all the exceptions. Software can set eight priority levels on seven of these exceptions (system handlers) as well as on 34 interrupts (listed in Table 4-2 on page 42).

Priorities on the system handlers are set with the NVIC System Handler Priority registers. Interrupts are enabled through the NVIC Interrupt Set Enable register and prioritized with the NVIC Interrupt Priority registers. You can also group priorities by splitting priority levels into pre-emption priorities and subpriorities. All the interrupt registers are described in Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*^M-*M3 Technical Reference Manual*.

Internally, the highest user-settable priority (0) is treated as fourth priority, after a Reset, NMI, and a Hard Fault. Note that 0 is the default priority for all the settable priorities.

If you assign the same priority level to two or more interrupts, their hardware priority (the lower the position number) determines the order in which the processor activates them. For example, if both GPIO Port A and GPIO Port B are priority level 1, then GPIO Port A has higher priority.

See Chapter 5, "Exceptions" and Chapter 8, "Nested Vectored Interrupt Controller" in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual* for more information on exceptions and interrupts.

Note: In Table 4-2 on page 42 interrupts not listed are reserved.

Exception Type	Position	Priority ^a	Description	
-	0	-	Stack top is loaded from first entry of vector table on reset.	
Reset	1	-3 (highest)) Invoked on power up and warm reset. On first instruction, drops to lowes priority (and then is called the base level of activation). This is asynchronous.	
Non-Maskable Interrupt (NMI)	2	-2	Cannot be stopped or preempted by any exception but reset. This is asynchronous.	
			An NMI is only producible by software, using the NVIC Interrupt Control State register.	
Hard Fault	3	-1	All classes of Fault, when the fault cannot activate due to priority or the configurable fault handler has been disabled. This is synchronous.	
Memory Management	4	settable	MPU mismatch, including access violation and no match. This is synchronous.	
			The priority of this exception can be changed.	
Bus Fault	5	settable	Pre-fetch fault, memory access fault, and other address/memory related faults. This is synchronous when precise and asynchronous when imprecise.	
			You can enable or disable this fault.	
Usage Fault	6	settable	Usage fault, such as undefined instruction executed or illegal state transition attempt. This is synchronous.	
-	7-10	-	Reserved.	
SVCall	11	settable	System service call with SVC instruction. This is synchronous.	

Table 4-1. Exception Types

Exception Type	Position	Priority ^a	Description
Debug Monitor	12	settable	Debug monitor (when not halting). This is synchronous, but only active when enabled. It does not activate if lower priority than the current activation.
-	13	-	Reserved.
PendSV	14	settable	Pendable request for system service. This is asynchronous and only pended by software.
SysTick	15	settable	System tick timer has fired. This is asynchronous.
Interrupts	16 and above	settable	Asserted from outside the ARM Cortex-M3 core and fed through the NVIC (prioritized). These are all asynchronous. Table 4-2 on page 42 lists the interrupts on the LM3S1138 controller.

a. 0 is the default priority for all the settable priorities.

Table 4-2. Interrupts

Interrupt (Bit in Interrupt Registers)	Description
0	GPIO Port A
1	GPIO Port B
2	GPIO Port C
3	GPIO Port D
4	GPIO Port E
5	UART0
6	UART1
7	SSI0
8	12C0
14	ADC Sequence 0
15	ADC Sequence 1
16	ADC Sequence 2
17	ADC Sequence 3
18	Watchdog timer
19	Timer0 A
20	Timer0 B
21	Timer1 A
22	Timer1 B
23	Timer2 A
24	Timer2 B
25	Analog Comparator 0
26	Analog Comparator 1
27	Analog Comparator 2
28	System Control
29	Flash Control
30	GPIO Port F
31	GPIO Port G
32	GPIO Port H
33	UART2
34	SSI1

Interrupt (Bit in Interrupt Registers)	Description
35	Timer3 A
36	Timer3 B
37	I2C1
43	Hibernation Module
44-47	Reserved

查询"LM3S1138"供应商 5 JTAG Interface

The Joint Test Action Group (JTAG) port is an IEEE standard that defines a Test Access Port and Boundary Scan Architecture for digital integrated circuits and provides a standardized serial interface for controlling the associated test logic. The TAP, Instruction Register (IR), and Data Registers (DR) can be used to test the interconnections of assembled printed circuit boards and obtain manufacturing information on the components. The JTAG Port also provides a means of accessing and controlling design-for-test features such as I/O pin observation and control, scan testing, and debugging.

The JTAG port is comprised of the standard five pins: TRST, TCK, TMS, TDI, and TDO. Data is transmitted serially into the controller on TDI and out of the controller on TDO. The interpretation of this data is dependent on the current state of the TAP controller. For detailed information on the operation of the JTAG port and TAP controller, please refer to the *IEEE Standard 1149.1-Test Access Port and Boundary-Scan Architecture*.


The Luminary Micro JTAG controller works with the ARM JTAG controller built into the Cortex-M3 core. This is implemented by multiplexing the TDO outputs from both JTAG controllers. ARM JTAG instructions select the ARM TDO output while Luminary Micro JTAG instructions select the Luminary Micro TDO outputs. The multiplexer is controlled by the Luminary Micro JTAG controller, which has comprehensive programming for the ARM, LMI, and unimplemented JTAG instructions.


The JTAG module has the following features:

- IEEE 1149.1-1990 compatible Test Access Port (TAP) controller
- Four-bit Instruction Register (IR) chain for storing JTAG instructions
- IEEE standard instructions:
 - BYPASS instruction
 - IDCODE instruction
 - SAMPLE/PRELOAD instruction
 - EXTEST instruction
 - INTEST instruction
- ARM additional instructions:
 - APACC instruction
 - DPACC instruction
 - ABORT instruction
- Integrated ARM Serial Wire Debug (SWD)

See the *ARM*® *Cortex*™-*M3 Technical Reference Manual* for more information on the ARM JTAG controller.







5.2 Functional Description

A high-level conceptual drawing of the JTAG module is shown in Figure 5-1 on page 45. The JTAG module is composed of the Test Access Port (TAP) controller and serial shift chains with parallel update registers. The TAP controller is a simple state machine controlled by the TRST, TCK and TMS inputs. The current state of the TAP controller depends on the current value of TRST and the sequence of values captured on TMS at the rising edge of TCK. The TAP controller determines when the serial shift chains capture new data, shift data from TDI towards TDO, and update the parallel load registers. The current state of the TAP controller also determines whether the Instruction Register (IR) chain or one of the Data Register (DR) chains is being accessed.

The serial shift chains with parallel load registers are comprised of a single Instruction Register (IR) chain and multiple Data Register (DR) chains. The current instruction loaded in the parallel load register determines which DR chain is captured, shifted, or updated during the sequencing of the TAP controller.

Some instructions, like EXTEST and INTEST, operate on data currently in a DR chain and do not capture, shift, or update any of the chains. Instructions that are not implemented decode to the BYPASS instruction to ensure that the serial path between TDI and TDO is always connected (see Table 5-2 on page 51 for a list of implemented instructions).

See "JTAG and Boundary Scan" on page 439 for JTAG timing diagrams.

5.2.1 JTAG Interface Pins

The JTAG interface consists of five standard pins: TRST, TCK, TMS, TDI, and TDO. These pins and their associated reset state are given in Table 5-1 on page 46. Detailed information on each pin follows.

Pin Name	Data Direction	Internal Pull-Up	Internal Pull-Down	Drive Strength	Drive Value
TRST	Input	Enabled	Disabled	N/A	N/A
TCK	Input	Enabled	Disabled	N/A	N/A
TMS	Input	Enabled	Disabled	N/A	N/A
TDI	Input	Enabled	Disabled	N/A	N/A
TDO	Output	Enabled	Disabled	2-mA driver	High-Z

Table 5-1. JTAG Port Pins Reset State

5.2.1.1 Test Reset Input (TRST)

The $\overline{\text{TRST}}$ pin is an asynchronous active Low input signal for initializing and resetting the JTAG TAP controller and associated JTAG circuitry. When $\overline{\text{TRST}}$ is asserted, the TAP controller resets to the Test-Logic-Reset state and remains there while $\overline{\text{TRST}}$ is asserted. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE.

By default, the internal pull-up resistor on the $\overline{\text{TRST}}$ pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port B should ensure that the internal pull-up resistor remains enabled on PB7/TRST; otherwise JTAG communication could be lost.

5.2.1.2 Test Clock Input (TCK)

The TCK pin is the clock for the JTAG module. This clock is provided so the test logic can operate independently of any other system clocks. In addition, it ensures that multiple JTAG TAP controllers that are daisy-chained together can synchronously communicate serial test data between components. During normal operation, TCK is driven by a free-running clock with a nominal 50% duty cycle. When necessary, TCK can be stopped at 0 or 1 for extended periods of time. While TCK is stopped at 0 or 1, the state of the TAP controller does not change and data in the JTAG Instruction and Data Registers is not lost.

By default, the internal pull-up resistor on the TCK pin is enabled after reset. This assures that no clocking occurs if the pin is not driven from an external source. The internal pull-up and pull-down resistors can be turned off to save internal power as long as the TCK pin is constantly being driven by an external source.

5.2.1.3 Test Mode Select (TMS)

The TMS pin selects the next state of the JTAG TAP controller. TMS is sampled on the rising edge of TCK. Depending on the current TAP state and the sampled value of TMS, the next state is entered. Because the TMS pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TMS to change on the falling edge of TCK.

Holding TMS high for five consecutive TCK cycles drives the TAP controller state machine to the Test-Logic-Reset state. When the TAP controller enters the Test-Logic-Reset state, the JTAG Instruction Register (IR) resets to the default instruction, IDCODE. Therefore, this sequence can be used as a reset mechanism, similar to asserting TRST. The JTAG Test Access Port state machine can be seen in its entirety in Figure 5-2 on page 48.

By default, the internal pull-up resistor on the TMS pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC1/TMS; otherwise JTAG communication could be lost.

5.2.1.4 Test Data Input (TDI)

The TDI pin provides a stream of serial information to the IR chain and the DR chains. TDI is sampled on the rising edge of TCK and, depending on the current TAP state and the current instruction, presents this data to the proper shift register chain. Because the TDI pin is sampled on the rising edge of TCK, the *IEEE Standard 1149.1* expects the value on TDI to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDI pin is enabled after reset. Changes to the pull-up resistor settings on GPIO Port C should ensure that the internal pull-up resistor remains enabled on PC2/TDI; otherwise JTAG communication could be lost.

5.2.1.5 Test Data Output (TDO)


The TDO pin provides an output stream of serial information from the IR chain or the DR chains. The value of TDO depends on the current TAP state, the current instruction, and the data in the chain being accessed. In order to save power when the JTAG port is not being used, the TDO pin is placed in an inactive drive state when not actively shifting out data. Because TDO can be connected to the TDI of another controller in a daisy-chain configuration, the *IEEE Standard 1149.1* expects the value on TDO to change on the falling edge of TCK.

By default, the internal pull-up resistor on the TDO pin is enabled after reset. This assures that the pin remains at a constant logic level when the JTAG port is not being used. The internal pull-up and pull-down resistors can be turned off to save internal power if a High-Z output value is acceptable during certain TAP controller states.

5.2.2 JTAG TAP Controller

The JTAG TAP controller state machine is shown in Figure 5-2 on page 48. The TAP controller state machine is reset to the Test-Logic-Reset state on the assertion of a Power-On-Reset (POR) or the assertion of TRST. Asserting the correct sequence on the TMS pin allows the JTAG module to shift in new instructions, shift in data, or idle during extended testing sequences. For detailed information on the function of the TAP controller and the operations that occur in each state, please refer to *IEEE Standard 1149.1*.

Figure 5-2. Test Access Port State Machine



5.2.3 Shift Registers

The Shift Registers consist of a serial shift register chain and a parallel load register. The serial shift register chain samples specific information during the TAP controller's CAPTURE states and allows this information to be shifted out of TDO during the TAP controller's SHIFT states. While the sampled data is being shifted out of the chain on TDO, new data is being shifted into the serial shift register on TDI. This new data is stored in the parallel load register during the TAP controller's UPDATE states. Each of the shift registers is discussed in detail in "Register Descriptions" on page 51.

5.2.4 Operational Considerations

There are certain operational considerations when using the JTAG module. Because the JTAG pins can be programmed to be GPIOs, board configuration and reset conditions on these pins must be considered. In addition, because the JTAG module has integrated ARM Serial Wire Debug, the method for switching between these two operational modes is described below.

5.2.4.1 GPIO Functionality

When the controller is reset with either a POR or \overline{RST} , the JTAG/SWD port pins default to their JTAG/SWD configurations. The default configuration includes enabling digital functionality (setting **GPIODEN** to 1), enabling the pull-up resistors (setting **GPIOPUR** to 1), and enabling the alternate hardware function (setting **GPIOAFSEL** to 1) for the PB7 and PC[3:0] JTAG/SWD pins.

It is possible for software to configure these pins as GPIOs after reset by writing 0s to PB7 and PC[3:0] in the **GPIOAFSEL** register. If the user does not require the JTAG/SWD port for debugging or board-level testing, this provides five more GPIOs for use in the design.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply $\overline{\text{RST}}$ or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 173) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 183) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 184) have been set to 1.

Recovering a "Locked" Device

If software configures any of the JTAG/SWD pins as GPIO and loses the ability to communicate with the debugger, there is a debug sequence that can be used to recover the device. Performing a total of ten JTAG-to-SWD and SWD-to-JTAG switch sequences while holding the device in reset mass erases the flash memory. The sequence to recover the device is:

- **1.** Assert and hold the \overline{RST} signal.
- 2. Perform the JTAG-to-SWD switch sequence.
- 3. Perform the SWD-to-JTAG switch sequence.
- 4. Perform the JTAG-to-SWD switch sequence.
- 5. Perform the SWD-to-JTAG switch sequence.
- 6. Perform the JTAG-to-SWD switch sequence.
- 7. Perform the SWD-to-JTAG switch sequence.
- 8. Perform the JTAG-to-SWD switch sequence.
- 9. Perform the SWD-to-JTAG switch sequence.
- 10. Perform the JTAG-to-SWD switch sequence.
- **11.** Perform the SWD-to-JTAG switch sequence.

12. Release the RST signal.

The JTAG-to-SWD and SWD-to-JTAG switch sequences are described in "ARM Serial Wire Debug (SWD)" on page 50. When performing switch sequences for the purpose of recovering the debug capabilities of the device, only steps 1 and 2 of the switch sequence need to be performed.

5.2.4.2 ARM Serial Wire Debug (SWD)

In order to seamlessly integrate the ARM Serial Wire Debug (SWD) functionality, a serial-wire debugger must be able to connect to the Cortex-M3 core without having to perform, or have any knowledge of, JTAG cycles. This is accomplished with a SWD preamble that is issued before the SWD session begins.

The preamble used to enable the SWD interface of the SWJ-DP module starts with the TAP controller in the Test-Logic-Reset state. From here, the preamble sequences the TAP controller through the following states: Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset, Test Logic Reset, Run Test Idle, Run Test Idle, Select DR, Select IR, Test Logic Reset states.

Stepping through this sequences of the TAP state machine enables the SWD interface and disables the JTAG interface. For more information on this operation and the SWD interface, see the ARM® *Cortex*TM-*M3 Technical Reference Manual* and the ARM® *CoreSight Technical Reference Manual*.

Because this sequence is a valid series of JTAG operations that could be issued, the ARM JTAG TAP controller is not fully compliant to the *IEEE Standard 1149.1*. This is the only instance where the ARM JTAG TAP controller does not meet full compliance with the specification. Due to the low probability of this sequence occurring during normal operation of the TAP controller, it should not affect normal performance of the JTAG interface.

JTAG-to-SWD Switching

To switch the operating mode of the Debug Access Port (DAP) from JTAG to SWD mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to SWD mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE79E when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

- 1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.
- 2. Send the 16-bit JTAG-to-SWD switch sequence, 16'hE79E.
- Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in SWD mode, before sending the switch sequence, the SWD goes into the line reset state.

SWD-to-JTAG Switching

To switch the operating mode of the Debug Access Port (DAP) from SWD to JTAG mode, the external debug hardware must send a switch sequence to the device. The 16-bit switch sequence for switching to JTAG mode is defined as b1110011110011110, transmitted LSB first. This can also be represented as 16'hE73C when transmitted LSB first. The complete switch sequence should consist of the following transactions on the TCK/SWCLK and TMS/SWDIO signals:

1. Send at least 50 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that both JTAG and SWD are in their reset/idle states.

- 2. Send the 16-bit SWD-to-JTAG switch sequence, 16'hE73C.
- 3. Send at least 5 TCK/SWCLK cycles with TMS/SWDIO set to 1. This ensures that if SWJ-DP was already in JTAG mode, before sending the switch sequence, the JTAG goes into the Test Logic Reset state.

5.3 Initialization and Configuration

After a Power-On-Reset or an external reset (\mathbb{RST}), the JTAG pins are automatically configured for JTAG communication. No user-defined initialization or configuration is needed. However, if the user application changes these pins to their GPIO function, they must be configured back to their JTAG functionality before JTAG communication can be restored. This is done by enabling the five JTAG pins ($\mathbb{PB7}$ and $\mathbb{PC}[3:0]$) for their alternate function using the **GPIOAFSEL** register.

5.4 Register Descriptions

There are no APB-accessible registers in the JTAG TAP Controller or Shift Register chains. The registers within the JTAG controller are all accessed serially through the TAP Controller. The registers can be broken down into two main categories: Instruction Registers and Data Registers.

5.4.1 Instruction Register (IR)

The JTAG TAP Instruction Register (IR) is a four-bit serial scan chain with a parallel load register connected between the JTAG TDI and TDO pins. When the TAP Controller is placed in the correct states, bits can be shifted into the Instruction Register. Once these bits have been shifted into the chain and updated, they are interpreted as the current instruction. The decode of the Instruction Register bits is shown in Table 5-2 on page 51. A detailed explanation of each instruction, along with its associated Data Register, follows.

IR[3:0]	Instruction	Description
0000	EXTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction onto the pads.
0001	INTEST	Drives the values preloaded into the Boundary Scan Chain by the SAMPLE/PRELOAD instruction into the controller.
0010	SAMPLE / PRELOAD	Captures the current I/O values and shifts the sampled values out of the Boundary Scan Chain while new preload data is shifted in.
1000	ABORT	Shifts data into the ARM Debug Port Abort Register.
1010	DPACC	Shifts data into and out of the ARM DP Access Register.
1011	APACC	Shifts data into and out of the ARM AC Access Register.
1110	IDCODE	Loads manufacturing information defined by the <i>IEEE Standard 1149.1</i> into the IDCODE chain and shifts it out.
1111	BYPASS	Connects TDI to TDO through a single Shift Register chain.
All Others	Reserved	Defaults to the BYPASS instruction to ensure that TDI is always connected to TDO.

Table 5-2. JTAG Instruction Register Commands

5.4.1.1 EXTEST Instruction

The EXTEST instruction does not have an associated Data Register chain. The EXTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the EXTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the outputs and output enables are used to drive the GPIO pads rather than the signals coming from the core. This allows

tests to be developed that drive known values out of the controller, which can be used to verify connectivity.

5.4.1.2 INTEST Instruction

The INTEST instruction does not have an associated Data Register chain. The INTEST instruction uses the data that has been preloaded into the Boundary Scan Data Register using the SAMPLE/PRELOAD instruction. When the INTEST instruction is present in the Instruction Register, the preloaded data in the Boundary Scan Data Register associated with the inputs are used to drive the signals going into the core rather than the signals coming from the GPIO pads. This allows tests to be developed that drive known values into the controller, which can be used for testing. It is important to note that although the RST input pin is on the Boundary Scan Data Register chain, it is only observable.

5.4.1.3 SAMPLE/PRELOAD Instruction

The SAMPLE/PRELOAD instruction connects the Boundary Scan Data Register chain between TDI and TDO. This instruction samples the current state of the pad pins for observation and preloads new test data. Each GPIO pad has an associated input, output, and output enable signal. When the TAP controller enters the Capture DR state during this instruction, the input, output, and output-enable signals to each of the GPIO pads are captured. These samples are serially shifted out of TDO while the TAP controller is in the Shift DR state and can be used for observation or comparison in various tests.

While these samples of the inputs, outputs, and output enables are being shifted out of the Boundary Scan Data Register, new data is being shifted into the Boundary Scan Data Register from TDI. Once the new data has been shifted into the Boundary Scan Data Register, the data is saved in the parallel load registers when the TAP controller enters the Update DR state. This update of the parallel load register preloads data into the Boundary Scan Data Register that is associated with each input, output, and output enable. This preloaded data can be used with the EXTEST and INTEST instructions to drive data into or out of the controller. Please see "Boundary Scan Data Register" on page 54 for more information.

5.4.1.4 ABORT Instruction

The ABORT instruction connects the associated ABORT Data Register chain between TDI and TDO. This instruction provides read and write access to the ABORT Register of the ARM Debug Access Port (DAP). Shifting the proper data into this Data Register clears various error bits or initiates a DAP abort of a previous request. Please see the "ABORT Data Register" on page 54 for more information.

5.4.1.5 DPACC Instruction

The DPACC instruction connects the associated DPACC Data Register chain between TDI and TDO. This instruction provides read and write access to the DPACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to the ARM debug and status registers. Please see "DPACC Data Register" on page 54 for more information.

5.4.1.6 APACC Instruction

The APACC instruction connects the associated APACC Data Register chain between TDI and TDO. This instruction provides read and write access to the APACC Register of the ARM Debug Access Port (DAP). Shifting the proper data into this register and reading the data output from this register allows read and write access to internal components and buses through the Debug Port. Please see "APACC Data Register" on page 54 for more information.

5.4.1.7 IDCODE Instruction

The IDCODE instruction connects the associated IDCODE Data Register chain between TDI and TDO. This instruction provides information on the manufacturer, part number, and version of the ARM core. This information can be used by testing equipment and debuggers to automatically configure their input and output data streams. IDCODE is the default instruction that is loaded into the JTAG Instruction Register when a power-on-reset (POR) is asserted, TRST is asserted, or the Test-Logic-Reset state is entered. Please see "IDCODE Data Register" on page 53 for more information.

5.4.1.8 BYPASS Instruction

The BYPASS instruction connects the associated BYPASS Data Register chain between TDI and TDO. This instruction is used to create a minimum length serial path between the TDI and TDO ports. The BYPASS Data Register is a single-bit shift register. This instruction improves test efficiency by allowing components that are not needed for a specific test to be bypassed in the JTAG scan chain by loading them with the BYPASS instruction. Please see "BYPASS Data Register" on page 53 for more information.

5.4.2 Data Registers

The JTAG module contains six Data Registers. These include: IDCODE, BYPASS, Boundary Scan, APACC, DPACC, and ABORT serial Data Register chains. Each of these Data Registers is discussed in the following sections.

5.4.2.1 IDCODE Data Register

The format for the 32-bit IDCODE Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-3 on page 53. The standard requires that every JTAG-compliant device implement either the IDCODE instruction or the BYPASS instruction as the default instruction. The LSB of the IDCODE Data Register is defined to be a 1 to distinguish it from the BYPASS instruction, which has an LSB of 0. This allows auto configuration test tools to determine which instruction is the default instruction.

The major uses of the JTAG port are for manufacturer testing of component assembly, and program development and debug. To facilitate the use of auto-configuration debug tools, the IDCODE instruction outputs a value of 0x3BA00477. This value indicates an ARM Cortex-M3, Version 1 processor. This allows the debuggers to automatically configure themselves to work correctly with the Cortex-M3 during debug.


Figure 5-3. IDCODE Register Format



5.4.2.2 BYPASS Data Register

The format for the 1-bit BYPASS Data Register defined by the *IEEE Standard 1149.1* is shown in Figure 5-4 on page 54. The standard requires that every JTAG-compliant device implement either the BYPASS instruction or the IDCODE instruction as the default instruction. The LSB of the BYPASS Data Register is defined to be a 0 to distinguish it from the IDCODE instruction, which has an LSB of 1. This allows auto configuration test tools to determine which instruction is the default instruction.

Figure 5-4. BYPASS Register Format




5.4.2.3 Boundary Scan Data Register

The format of the Boundary Scan Data Register is shown in Figure 5-5 on page 54. Each GPIO pin, in a counter-clockwise direction from the JTAG port pins, is included in the Boundary Scan Data Register. Each GPIO pin has three associated digital signals that are included in the chain. These signals are input, output, and output enable, and are arranged in that order as can be seen in the figure. In addition to the GPIO pins, the controller reset pin, \overline{RST} , is included in the chain. Because the reset pin is always an input, only the input signal is included in the Data Register chain.

When the Boundary Scan Data Register is accessed with the SAMPLE/PRELOAD instruction, the input, output, and output enable from each digital pad are sampled and then shifted out of the chain to be verified. The sampling of these values occurs on the rising edge of TCK in the Capture DR state of the TAP controller. While the sampled data is being shifted out of the Boundary Scan chain in the Shift DR state of the TAP controller, new data can be preloaded into the chain for use with the EXTEST and INTEST instructions. These instructions either force data out of the controller, with the EXTEST instruction, or into the controller, with the INTEST instruction.

Figure 5-5. Boundary Scan Register Format



For detailed information on the order of the input, output, and output enable bits for each of the GPIO ports, please refer to the Stellaris[®] Family Boundary Scan Description Language (BSDL) files, downloadable from www.luminarymicro.com.

5.4.2.4 APACC Data Register

The format for the 35-bit APACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual.*

5.4.2.5 DPACC Data Register

The format for the 35-bit DPACC Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

5.4.2.6 ABORT Data Register

The format for the 35-bit ABORT Data Register defined by ARM is described in the *ARM*® *Cortex*[™]-*M*3 *Technical Reference Manual*.

<u>查询"LM3S1138"供应商</u> 6 System Control

System control determines the overall operation of the device. It provides information about the device, controls the clocking to the core and individual peripherals, and handles reset detection and reporting.

6.1 Functional Description

The System Control module provides the following capabilities:

- Device identification, see "Device Identification" on page 55
- Local control, such as reset (see "Reset Control" on page 55), power (see "Power Control" on page 58) and clock control (see "Clock Control" on page 58)
- System control (Run, Sleep, and Deep-Sleep modes), see "System Control" on page 60

6.1.1 Device Identification

Seven read-only registers provide software with information on the microcontroller, such as version, part number, SRAM size, flash size, and other features. See the **DID0**, **DID1**, and **DC0-DC4** registers.

6.1.2 Reset Control

This section discusses aspects of hardware functions during reset as well as system software requirements following the reset sequence.

6.1.2.1 CMOD0 and CMOD1 Test-Mode Control Pins

Two pins, CMOD0 and CMOD1, are defined for use by Luminary Micro for testing the devices during manufacture. They have no end-user function and should not be used. The CMOD pins should be connected to ground.

6.1.2.2 Reset Sources

The controller has five sources of reset:

- **1.** External reset input pin (\overline{RST}) assertion, see "RST Pin Assertion" on page 55.
- 2. Power-on reset (POR), see "Power-On Reset (POR)" on page 56.
- 3. Internal brown-out (BOR) detector, see "Brown-Out Reset (BOR)" on page 56.
- 4. Software-initiated reset (with the software reset registers), see "Software Reset" on page 57.
- 5. A watchdog timer reset condition violation, see "Watchdog Timer Reset" on page 57.

After a reset, the **Reset Cause (RESC)** register is set with the reset cause. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an internal POR is the cause, and then all the other bits in the **RESC** register are cleared except for the POR indicator.

6.1.2.3 **RST** Pin Assertion

The external reset pin (\mathbb{RST}) resets the controller. This resets the core and all the peripherals except the JTAG TAP controller (see "JTAG Interface" on page 44). The external reset sequence is as follows:

- **1.** The external reset pin (\overline{RST}) is asserted and then de-asserted.
- The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution. A few clocks cycles from RST de-assertion to the start of the reset sequence is necessary for synchronization.


The external reset timing is shown in Figure 20-10 on page 441.

6.1.2.4 Power-On Reset (POR)

The Power-On Reset (POR) circuit monitors the power supply voltage (V_{DD}). The POR circuit generates a reset signal to the internal logic when the power supply ramp reaches a threshold value (V_{TH}). If the application only uses the POR circuit, the \overline{RST} input needs to be connected to the power supply (V_{DD}) through a pull-up resistor (1K to 10K Ω).

The device must be operating within the specified operating parameters at the point when the on-chip power-on reset pulse is complete. The 3.3-V power supply to the device must reach 3.0 V within 10 msec of it crossing 2.0 V to guarantee proper operation. For applications that require the use of an external reset to hold the device in reset longer than the internal POR, the $\overline{\text{RST}}$ input may be used with the circuit as shown in Figure 6-1 on page 56.

Figure 6-1. External Circuitry to Extend Reset



The R_1 and C_1 components define the power-on delay. The R_2 resistor mitigates any leakage from the \overline{RST} input. The diode (D₁) discharges C₁ rapidly when the power supply is turned off.

The Power-On Reset sequence is as follows:

- **1.** The controller waits for the later of external reset (\overline{RST}) or internal POR to go inactive.
- 2. The internal reset is released and the core loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The internal POR is only active on the initial power-up of the controller. The Power-On Reset timing is shown in Figure 20-11 on page 442.

Note: The power-on reset also resets the JTAG controller. An external reset does not.

6.1.2.5 Brown-Out Reset (BOR)

A drop in the input voltage resulting in the assertion of the internal brown-out detector can be used to reset the controller. This is initially disabled and may be enabled by software.

The system provides a brown-out detection circuit that triggers if the power supply (V_{DD}) drops below a brown-out threshold voltage (V_{BTH}) . If a brown-out condition is detected, the system may generate a controller interrupt or a system reset.

Brown-out resets are controlled with the **Power-On and Brown-Out Reset Control (PBORCTL)** register. The BORIOR bit in the **PBORCTL** register must be set for a brown-out condition to trigger a reset.

The brown-out reset is equivelent to an assertion of the external \overline{RST} input and the reset is held active until the proper V_{DD} level is restored. The **RESC** register can be examined in the reset interrupt handler to determine if a Brown-Out condition was the cause of the reset, thus allowing software to determine what actions are required to recover.

The internal Brown-Out Reset timing is shown in Figure 20-12 on page 442.

6.1.2.6 Software Reset

Software can reset a specific peripheral or generate a reset to the entire system .

Peripherals can be individually reset by software via three registers that control reset signals to each peripheral (see the **SRCRn** registers). If the bit position corresponding to a peripheral is set and subsequently cleared, the peripheral is reset. The encoding of the reset registers is consistent with the encoding of the clock gating control for peripherals and on-chip functions (see "System Control" on page 60). Note that all reset signals for all clocks of the specified unit are asserted as a result of a software-initiated reset.

The entire system can be reset by software by setting the SYSRESETREQ bit in the Cortex-M3 Application Interrupt and Reset Control register resets the entire system including the core. The software-initiated system reset sequence is as follows:

- 1. A software system reset is initiated by writing the SYSRESETREQ bit in the ARM Cortex-M3 Application Interrupt and Reset Control register.
- 2. An internal reset is asserted.
- **3.** The internal reset is deasserted and the controller loads from memory the initial stack pointer, the initial program counter, and the first instruction designated by the program counter, and then begins execution.

The software-initiated system reset timing is shown in Figure 20-13 on page 442.

6.1.2.7 Watchdog Timer Reset

The watchdog timer module's function is to prevent system hangs. The watchdog timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out.

After the first time-out event, the 32-bit counter is reloaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled, the watchdog timer asserts its reset signal to the system. The watchdog timer reset sequence is as follows:

- 1. The watchdog timer times out for the second time without being serviced.
- 2. An internal reset is asserted.
- 3. The internal reset is released and the controller loads from memory the initial stack pointer, the initial program counter, the first instruction designated by the program counter, and begins execution.

The watchdog reset timing is shown in Figure 20-14 on page 442.

6.1.3 Power Control

The Stellaris[®] microcontroller provides an integrated LDO regulator that may be used to provide power to the majority of the controller's internal logic. The LDO regulator provides software a mechanism to adjust the regulated value, in small increments (VSTEP), over the range of 2.25 V to 2.75 V (inclusive)—or 2.5 V \pm 10%. The adjustment is made by changing the value of the VADJ field in the **LDO Power Control (LDOPCTL)** register.

Note: The use of the LDO is optional. The internal logic may be supplied by the on-chip LDO or by an external regulator. If the LDO is used, the LDO output pin is connected to the VDD25 pins on the printed circuit board. The LDO requires decoupling capacitors on the printed circuit board. If an external regulator is used, it is strongly recommended that the external regulator supply the controller only and not be shared with other devices on the printed circuit board.

6.1.4 Clock Control

System control determines the control of clocks in this part.

6.1.4.1 Fundamental Clock Sources

There are four clock sources for use in the device:

- Internal Oscillator (IOSC): The internal oscillator is an on-chip clock source. It does not require the use of any external components. The frequency of the internal oscillator is 12 MHz ± 30%. Applications that do not depend on accurate clock sources may use this clock source to reduce system cost. The internal oscillator is the clock source the device uses during and following POR. If the main oscillator is required, software must enable the main oscillator following reset and allow the main oscillator to stabilize before changing the clock reference.
- Main Oscillator: The main oscillator provides a frequency-accurate clock source by one of two means: an external single-ended clock source is connected to the OSCO input pin, or an external crystal is connected across the OSCO input and OSC1 output pins. The crystal value allowed depends on whether the main oscillator is used as the clock reference source to the PLL. If so, the crystal must be one of the supported frequencies between 3.579545 MHz through 8.192 MHz (inclusive). If the PLL is not being used, the crystal may be any one of the supported frequencies between 1 MHz and 8.192 MHz. The single-ended clock source range is from DC through the specified speed of the device. The supported crystals are listed in page 71 on page ?.
- Internal 30-kHz Oscillator: The internal 30-kHz oscillator is similar to the internal oscillator, except that it provides an operational frequency of 30 kHz ± 30%. It is intended for use during Deep-Sleep power-saving modes. This power-savings mode benefits from reduced internal switching and also allows the main oscillator to be powered down.
- External Real-Time Oscillator: The external real-time oscillator provides a low-frequency, accurate clock reference. It is intended to provide the system with a real-time clock source. The real-time oscillator is part of the Hibernation Module ("Hibernation Module" on page 114) and may also provide an accurate source of Deep-Sleep or Hibernate mode power savings.

The internal system clock (sysclk), is derived from any of the four sources plus two others: the output of the internal PLL, and the internal oscillator divided by four ($3 \text{ MHz} \pm 30\%$). The frequency of the PLL clock reference must be in the range of 3.579545 MHz to 8.192 MHz (inclusive).

The **Run-Mode Clock Configuration (RCC)** and **Run-Mode Clock Configuration 2 (RCC2)** registers provide control for the system clock. The **RCC2** register is provided to extend fields that offer additional encodings over the **RCC** register. When used, the **RCC2** register field values are used by the logic over the corresponding field in the **RCC** register. In particular, **RCC2** provides for a larger assortment of clock configuration options.

6.1.4.2 Crystal Configuration for the Main Oscillator (MOSC)

The main oscillator supports the use of a select number of crystals. If the main oscillator is used by the PLL as a reference clock, the supported range of crystals is 3.579545 to 8.192 MHz, otherwise, the range of supported crystals is 1 to 8.192 MHz.

page 71 on page ? describes the available crystal choices and default programming values.

Software configures the **RCC** register XTAL field with the crystal number. If the PLL is used in the design, the XTAL field value is internally translated to the PLL settings.

6.1.4.3 PLL Frequency Configuration

The PLL is disabled by default during power-on reset and is enabled later by software if required. Software configures the PLL input reference clock source, specifies the output divisor to set the system clock frequency, and enables the PLL to drive the output.

If the main oscillator provides the clock reference to the PLL, the translation provided by hardware and used to program the PLL is available for software in the **XTAL to PLL Translation (PLLCFG)** register (see page 75). The internal translation provides a translation within \pm 1% of the targeted PLL VCO frequency.

page 71 on page ? describes the available crystal choices and default programming of the **PLLCFG** register. The crystal number is written into the XTAL field of the **Run-Mode Clock Configuration** (**RCC**) register. Any time the XTAL field changes, the new settings are translated and the internal PLL settings are updated.

6.1.4.4 PLL Modes

The PLL has two modes of operation: Normal and Power-Down

- Normal: The PLL multiplies the input clock reference and drives the output.
- Power-Down: Most of the PLL internal circuitry is disabled and the PLL does not drive the output.

The modes are programmed using the RCC/RCC2 register fields (see page 71 and page 76).

6.1.4.5 PLL Operation

If the PLL configuration is changed, the PLL output frequency is unstable until it reconverges (relocks) to the new setting. The time between the configuration change and relock is T_{READY} (see Table 20-5 on page 434). During this time, the PLL is not usable as a clock reference.

The PLL is changed by one of the following:

- Change to the XTAL value in the RCC register—writes of the same value do not cause a relock.
- Change in the PLL from Power-Down to Normal mode.

A counter is defined to measure the T_{READY} requirement. The counter is clocked by the main oscillator. The range of the main oscillator has been taken into account and the down counter is set to 0x1200 (that is, ~600 µs at an 8.192 MHz external oscillator clock). Hardware is provided to keep

the PLL from being used as a system clock until the T_{READY} condition is met after one of the two changes above. It is the user's responsibility to have a stable clock source (like the main oscillator) before the **RCC/RCC2** register is switched to use the PLL.

6.1.5 System Control

For power-savings purposes, the **RCGCn**, **SCGCn**, and **DCGCn** registers control the clock gating logic for each peripheral or block in the system while the controller is in Run, Sleep, and Deep-Sleep mode, respectively.

In Run mode, the processor executes code. In Sleep mode, the clock frequency of the active peripherals is unchanged, but the processor is not clocked and therefore no longer executes code. In Deep-Sleep mode, the clock frequency of the active peripherals may change (depending on the Run mode clock configuration) in addition to the processor clock being stopped. An interrupt returns the device to Run mode from one of the sleep modes; the sleep modes are entered on request from the code. Each mode is described in more detail below.

There are four levels of operation for the device defined as:

- Run Mode. Run mode provides normal operation of the processor and all of the peripherals that are currently enabled by the RCGCn registers. The system clock can be any of the available clock sources including the PLL.
- Sleep Mode. Sleep mode is entered by the Cortex-M3 core executing a WFI (Wait for Interrupt) instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® CortexTM-M3 Technical Reference Manual for more details.

In Sleep mode, the Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **SCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when the auto-clock gating is disabled. The system clock has the same source and frequency as that during Run mode.

Deep-Sleep Mode. Deep-Sleep mode is entered by first writing the Deep Sleep Enable bit in the ARM Cortex-M3 NVIC system control register and then executing a WFI instruction. Any properly configured interrupt event in the system will bring the processor back into Run mode. See the system control NVIC section of the ARM® Cortex[™]-M3 Technical Reference Manual for more details.

The Cortex-M3 processor core and the memory subsystem are not clocked. Peripherals are clocked that are enabled in the **DCGCn** register when auto-clock gating is enabled (see the **RCC** register) or the **RCGCn** register when auto-clock gating is disabled. The system clock source is the main oscillator by default or the internal oscillator specified in the **DSLPCLKCFG** register if one is enabled. When the **DSLPCLKCFG** register is used, the internal oscillator is powered up, if necessary, and the main oscillator is powered down. If the PLL is running at the time of the WFI instruction, hardware will power the PLL down and override the SYSDIV field of the active **RCC/RCC2** register to be /16 or /64, respectively. When the Deep-Sleep exit event occurs, hardware brings the system clock back to the source and frequency it had at the onset of Deep-Sleep mode before enabling the clocks that had been stopped during the Deep-Sleep duration.

Hibernate Mode. In this mode, the power supplies are turned off to the main part of the device and only the Hibernation module's circuitry is active. An external wake event or RTC event is required to bring the device back to Run mode. The Cortex-M3 processor and peripherals outside of the Hibernation module see a normal "power on" sequence and the processor starts running

code. It can determine that it has been restarted from Hibernate mode by inspecting the Hibernation module registers.

6.2 Initialization and Configuration

The PLL is configured using direct register writes to the RCC/RCC2 register. If the RCC2 register is being used, the USERCC2 bit must be set and the appropriate RCC2 bit/field is used. The steps required to successfully change the PLL-based system clock are:

- 1. Bypass the PLL and system clock divider by setting the BYPASS bit and clearing the USESYS bit in the **RCC** register. This configures the system to run off a "raw" clock source (using the main oscillator or internal oscillator) and allows for the new PLL configuration to be validated before switching the system clock to the PLL.
- Select the crystal value (XTAL) and oscillator source (OSCSRC), and clear the PWRDN bit in RCC/RCC2. Setting the XTAL field automatically pulls valid PLL configuration data for the appropriate crystal, and clearing the PWRDN bit powers and enables the PLL and its output.
- 3. Select the desired system divider (SYSDIV) in RCC/RCC2 and set the USESYS bit in RCC. The SYSDIV field determines the system frequency for the microcontroller.
- 4. Wait for the PLL to lock by polling the PLLLRIS bit in the Raw Interrupt Status (RIS) register.
- 5. Enable use of the PLL by clearing the BYPASS bit in RCC/RCC2.

6.3 Register Map

Table 6-1 on page 61 lists the System Control registers, grouped by function. The offset listed is a hexadecimal increment to the register's address, relative to the System Control base address of 0x400F.E000.

Note: Spaces in the System Control register space that are not used are reserved for future or internal use by Luminary Micro, Inc. Software should not modify any reserved memory address.

Offset	Name	Туре	Reset	Description	See page
0x000	DID0	RO	-	Device Identification 0	63
0x004	DID1	RO	-	Device Identification 1	79
0x008	DC0	RO	0x003F.001F	Device Capabilities 0	81
0x010	DC1	RO	0x0001.33FF	Device Capabilities 1	82
0x014	DC2	RO	0x070F.5037	Device Capabilities 2	84
0x018	DC3	RO	0x3FFF.7FC0	Device Capabilities 3	86
0x01C	DC4	RO	0x0000.00FF	Device Capabilities 4	88
0x030	PBORCTL	R/W	0x0000.7FFD	Brown-Out Reset Control	65
0x034	LDOPCTL	R/W	0x0000.0000	LDO Power Control	66
0x040	SRCR0	R/W	0x0000000	Software Reset Control 0	110

Table 6-1. System Control Register Map

Offset	Name	Туре	Reset	Description	See page
0x044	SRCR1	R/W	0x00000000	Software Reset Control 1	111
0x048	SRCR2	R/W	0x00000000	Software Reset Control 2	113
0x050	RIS	RO	0x0000.0000	Raw Interrupt Status	67
0x054	IMC	R/W	0x0000.0000	Interrupt Mask Control	68
0x058	MISC	R/W1C	0x0000.0000	Masked Interrupt Status and Clear	69
0x05C	RESC	R/W	-	Reset Cause	70
0x060	RCC	R/W	0x07A0.3AD1	Run-Mode Clock Configuration	71
0x064	PLLCFG	RO	-	XTAL to PLL Translation	75
0x070	RCC2	R/W	0x0780.2800	Run-Mode Clock Configuration 2	76
0x100	RCGC0	R/W	0x00000040	Run Mode Clock Gating Control Register 0	89
0x104	RCGC1	R/W	0x00000000	Run Mode Clock Gating Control Register 1	95
0x108	RCGC2	R/W	0x00000000	Run Mode Clock Gating Control Register 2	104
0x110	SCGC0	R/W	0x00000040	Sleep Mode Clock Gating Control Register 0	91
0x114	SCGC1	R/W	0x00000000	Sleep Mode Clock Gating Control Register 1	98
0x118	SCGC2	R/W	0x00000000	Sleep Mode Clock Gating Control Register 2	106
0x120	DCGC0	R/W	0x00000040	Deep Sleep Mode Clock Gating Control Register 0	93
0x124	DCGC1	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 1	101
0x128	DCGC2	R/W	0x00000000	Deep Sleep Mode Clock Gating Control Register 2	108
0x144	DSLPCLKCFG	R/W	0x0780.0000	Deep Sleep Clock Configuration	78

6.4 Register Descriptions

All addresses given are relative to the System Control base address of 0x400F.E000.

Register 1: Device Identification 0 (DID0), offset 0x000

This register identifies the version of the device.

Device Identification 0 (DID0)

Base 0x400F.E000	
Offset 0x000	
Type RO, reset -	

,,																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		VER			res	erved			I	•	CL	ASS			
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1
10001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	I	14	1 1	MA			1	1			1	ľ		1	· ·	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
3	1		reserved		RO		0							erved bit.		
											e produ ad-modi			a reserv n.	ed bit sh	ould be
30::	28	VER RO 0x1 DID0 Version														
00.	This field defines the DID0 register format version. The version n													numbor		
											-			ed as fo		number
								Value	e Descri	ption						
								0x1				00 regis	ter forma	at, for St	ellaris®	
									Fury-c	lass dev	vices.					
27:	24		reserved		RO		0x0	Softw	are shou	uld not re	ely on th	e value	of a rese	erved bit.	To prov	ide
								comp	atibility v	vith futur		cts, the	value of	a reserv		
23:	16		CLASS		RO		0x1		e Class			,				
20.	10		OLAGO		NO					1.1	1 - 1 41 6	- 41 1-4				
	The CLASS field value identifies the internal design from which a sets are generated for all devices in a particular product line. The											CLASS				
										-		•		r change here the M		
								fields	require	differenti	iation fro	m prior	devices.	The values are res	ue of the	
								Value	e Descri	ption						
								0x0	Stellar	is® San	dstorm-o	class de	vices.			
	0x1 Stellaris® Fury-class dev									evices.						

Bit/Field	Name	Туре	Reset	Description
15:8	MAJOR	RO	-	Major Revision
				This field specifies the major revision number of the device. The major revision reflects changes to base layers of the design. The major revision number is indicated in the part number as a letter (A for first revision, B for second, and so on). This field is encoded as follows:
				Value Description
				0x0 Revision A (initial device)
				0x1 Revision B (first base layer revision)
				0x2 Revision C (second base layer revision)
				and so on.
7:0	MINOR	RO	-	Minor Revision
				This field specifies the minor revision number of the device. The minor revision reflects changes to the metal layers of the design. The MINOR field value is reset when the MAJOR field is changed. This field is numeric and is encoded as follows:
				Value Description
				0x0 Initial device, or a major revision update.
				0x1 First metal layer change.
				0x2 Second metal layer change.
				and so on.

Register 2: Brown-Out Reset Control (PBORCTL), offset 0x030

This register is responsible for controlling reset conditions after initial power-on reset.

Brown-Out Reset Control (PBORCTL)

Base 0x400F.E000 Offset 0x030

011301 070	00
Type R/W,	reset 0x0000.7FFD

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		1	1		· ·		1	rese	rved	1 1		1		1	1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		T	1		r r		rese	erved		1		1	1	r	BORIOR	reserved				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
Bit/F	ield	d Name Type Reset I								Description										
31	2		reserved		RO	0x0 Software should not rely on the value of a reser compatibility with future products, the value of a preserved across a read-modify-write operation							a reserv	•						
1			BORIOR		R/W		0	BOR I	nterrupt	or Rese	t									
								This bit controls how a BOR event is signaled to the controller. If set, a reset is signaled. Otherwise, an interrupt is signaled.												
0 reserved RO							0	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv						

Register 3: LDO Power Control (LDOPCTL), offset 0x034

The $\ensuremath{\texttt{VADJ}}$ field in this register adjusts the on-chip output voltage (V_OUT).

LDO Power Control (LDOPCTL)

Base 0x400F.E000 Offset 0x034 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1 1		· ·		1	rese	rved	1				1	1	'			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		1	1 1		resei	rved	1			-			I VA	/DJ	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0			
Bit/F	eld		Name		Туре		Reset	Descri	iption										
31:	6		reserved		RO		0	compa	atibility	ould not re with futur cross a rea	e produ	cts, the v	alue of	a reserv					
5:0)	VADJ R/W 0x0 LDO Output Voltage																	
								This fi the VA	eld set	s the on-o d are prov	hip outp /ided be	out voltag low.	ge. The	program	iming va	lues for			
								Value	,	V _{OUT} (V)									
								0x00	:	2.50									
								0x01	:	2.45									
								0x02	:	2.40									
								0x03	:	2.35									
		0x04 2.30																	
		0x05 2.25																	
										Reserved									
								0x1B		2.75									
								0x1C		2.70									
								0x1D 0x1E		2.65									
										2.60									
								0x1F	:	2.55									

Register 4: Raw Interrupt Status (RIS), offset 0x050

Central location for system control raw interrupts. These are set and cleared by hardware.

Raw Interrupt Status (RIS)

Base 0x400F.E000 Offset 0x050 Type RO, reset 0x0000.0000

<i>.</i>																			
	31	30	29	28	27	26	25	24	23	3	22	21	20	19	18	17	16		
ſ		1	, ,		т т		1		reserved		г г				1	1	'		
Туре	RO	RO	RO	RO	RO	RO	RO	RC) R()	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7		6	5	4	3	2	1	0		
		• •			reserved			•			PLLLRIS		rese			BORRIS	reserved		
Туре	RO	RO	RO	RO	RO	RO	RO	RC			RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0		0	0	0	0	0	0	0		
Bit/Fi	ield		Name		Туре		Reset	De	scriptio	n									
31:	7	reservedRO0Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.PLLLRISRO0PLL Lock Raw Interrupt Status																	
6			PLLLRIS		RO		0	PL	L Lock I	Raw	v Interrup	t Statu	S						
			-								when the			ner ass	erts.				
5:2	2		reserved		RO		0	cor	npatibil	ity w	uld not rel vith future oss a rea	produ	cts, the v	alue of	a reserv	•			
1			BORRIS		RO		0	Bro	wn-Ou	t Re	eset Raw	Interru	pt Status						
								This bit is the raw interrupt status for any brown-out conditions. If set, a brown-out condition is currently active. This is an unregistered signal from the brown-out detection circuit. An interrupt is reported if the BORIM bit in the IMC register is set and the BORIOR bit in the PBORCTL register is cleared.											
0			reserved	rved RO 0				Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											

Register 5: Interrupt Mask Control (IMC), offset 0x054

Central location for system control interrupt masks.

Interrupt Mask Control (IMC)

Base 0x400F.E000 Offset 0x054 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		т т			rese	rved						1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			reserved		1	1	1 1	PLLLIM		rese	rved		BORIM	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	R/W	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
									•							
31:	7	reserved RO 0 Software should not rely on the value of a reserved bit. To provide													/ide	
			compatibility with future products, the value of a reserved bit should												nould be	
			preserved across a read-modify-write operation.													
												-				
6			PLLLIM		R/W		0	PLL L	ock Inte	errupt Mas	sk					
								This b	it choci	fies wheth		rront lim	uit datact	ion is nr	omotod	to a
									•	rrupt. If s				•		
										ise, an inf		•	0		GTNUUT9	
								13 301,	ounciw	13C, an m	chupti	s not ge	nerateu.			
5:2	2		reserved		RO		0	Softw	are sho	uld not re	lv on th	e value d	of a rese	erved bit		vide
0.	_						Ū.			with future						
								•		ross a rea	•				00 010 01	
								P				.,				
1			BORIM		R/W		0	0 Brown-Out Reset Interrupt Mask								
								This b	it speci	fies wheth	ner a br	own-out	conditio	n is pro	moted to	а
									•	rrupt. If s						
										interrupt		•	0			,
									,							
0			reserved		RO		0	Softw	are sho	uld not re	ly on th	e value o	of a rese	rved bit	. To prov	vide
										with future					•	
								, prese	rved ac	ross a rea	id-modi	fy-write	operatio	n.		
												-	-			

Register 6: Masked Interrupt Status and Clear (MISC), offset 0x058

Central location for system control result of RIS AND IMC to generate an interrupt to the controller. All of the bits are R/W1C and this action also clears the corresponding raw interrupt bit in the **RIS** register (see page 67).

SHRM says: It is more than the contents of the RIS register ANDed with the the contents of the IMC register. This register latches a positive AND result and holds it until cleared by software. A straight combinatoric AND is insufficient. CR: What do we want to say in para?

Masked Interrupt Status and Clear (MISC)

Base 0x400F.E000

Offset 0x058

Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	r r		· ·		1	rese	rved			1		1	1	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					reserved					PLLLMIS		rese	rved		BORMIS	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	RO	RO	RO	RO	R/W1C	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	ption							
31:	7	reserved RO 0 Software should not rely on the value of a reserved bit. To p compatibility with future products, the value of a reserved bit preserved across a read-modify-write operation.											•			
6		F	PLLLMIS		R/W1C		0	PLL L	ock Ma	sked Inter	rupt St	atus				
										when the F to this bit	1.1	_{EADY} time	r asserts	s. The in	terrupt is	cleared
5:2	2	I	reserved		RO	RO 0 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.										
1		I	BORMIS		R/W1C		0	BOR	Masked	I Interrupt	Status					
								The B	ORMIS	is simply tl	he BOR	ris ANE	Ded with	the mas	sk value,	BORIM.
0		I	reserved		RO		0	compa	atibility	uld not rel with future ross a rea	produ	cts, the v	alue of	a reserv	•	

Reset Cause (RESC)

Register 7: Reset Cause (RESC), offset 0x05C

This register is set with the reset cause after reset. The bits in this register are sticky and maintain their state across multiple reset sequences, except when an external reset is the cause, and then all the other bits in the **RESC** register are cleared.

Base 0x4 Offset 0x0 Type R/W	00F.E0 05C	00	_00	,														
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
								•	rese	erved	•							
Туре	RO		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
						reser	ved			1		LDO	SW	WDT	BOR	POR	EXT	
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W	R/W	R/W	R/W	R/W	R/W	
Report	Ū		0	Ũ	Ŭ	0	Ŭ	0	Ŭ	Ũ	Ŭ							
Bit/F	ield			Name		Туре		Reset	Descr	ription								
31:	:6			reserved	t	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
5	i			LDO		R/W		-	LDO I	Reset								
										n set, indi rated a re			circuit ha	is lost re	gulation	and has	5	
4				SW		R/W		-	Softw	are Rese	et							
									When	ı set, indi	icates a	software	e reset is	s the cau	ise of the	e reset e	event.	
3				WDT		R/W		-	Watch	ndog Tim	ner Rese	t						
									When	n set, indi	icates a	watchdo	oa reset	is the ca	use of t	ne reset	event.	
2				BOR		R/W		-	Brown	n-Out Re	eset							
									When set, indicates a brown-out reset is the cause of the reset event.									
1				POR		R/W		-	Powe	r-On Res	set							
									When	ı set, indi	icates a	power-c	on reset	is the ca	use of th	ne reset	event.	
0	1			EXT		R/W		-	Exter	nal Rese	et							
									When set, indicates an external reset ($\overline{\tt RST}$ assertion) is the cause of the reset event.									

Register 8: Run-Mode Clock Configuration (RCC), offset 0x060

This register is defined to provide source control and frequency speed.

Run-Mode Clock Configuration (RCC)
Base 0x400F.E000 Offset 0x060
Type R/W, reset 0x07A0.3AD1

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		res	erved	1	ACG		SYSDIV		1	USESYSDIV			rese	erved	1	
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	rved	PWRDN	reserved	BYPASS	reserved		XTAL		1	OSCSRC		reserved		IOSCDIS	MOSCDIS
Туре	RO	RO	R/W	RO	R/W	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	R/W	R/W
Reset	0	0	1	1	1	0	1	0	1	1	0	1	0	0	0	1
Bit/Field		Name			Туре	F	Reset	Descr	Description							
31:28		reserved		RO	COI			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
27		ACG			R/W		0	Auto (Auto Clock Gating							
									This bit specifies whether the system uses the Sleep-Mode Clock Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock							

Gating Control (SCGCn) registers and Deep-Sleep-Mode Clock Gating Control (DCGCn) registers if the controller enters a Sleep or Deep-Sleep mode (respectively). If set, the SCGCn or DCGCn registers are used to control the clocks distributed to the peripherals when the controller is in a sleep mode. Otherwise, the Run-Mode Clock Gating Control (RCGCn) registers are used when the controller enters a sleep mode.

The $\ensuremath{\textbf{RCGCn}}$ registers are always used to control the clocks in Run mode.

This allows peripherals to consume less power when the controller is in a sleep mode and the peripheral is unused.

-										
Bit/Field	Name	Туре	Reset	Description						
26:23	SYSDIV	R/W	0xF	System Clock Divisor						
				Specifies which divisor is used to generate the system clock from t PLL output.						
				The PLL VCO freque	ency is 400 MHz.					
				Value Divisor (BYP	ASS=1) Frequency (BYPASS=0)					
				0x0 reserved	reserved					
				0x1 /2	reserved					
				0x2 /3	reserved					
				0x3 /4	50 MHz					
				0x4 /5	40 MHz					
				0x5 /6	33.33 MHz					
				0x6 /7	28.57 MHz					
				0x7 /8	25 MHz					
				0x8 /9	22.22 MHz					
				0x9 /10	20 MHz					
				0xA /11	18.18 MHz					
				0xB /12	16.67 MHz					
				0xC /13	15.38 MHz					
				0xD /14	14.29 MHz					
				0xE /15	13.33 MHz					
				0xF /16	12.5 MHz (default)					
				page 71), the SYSDI	UN-Mode Clock Configuration (RCC) register (see TV value is MINSYSDIV if a lower divider was 'LL is being used. This lower value is allowed to urce.					
22	USESYSDIV	R/W	0	Enable System Cloc	k Divider					
				Use the system clock divider as the source for the system clock. The system clock divider is forced to be used when the PLL is selected as the source.						
21:14	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.						
13	PWRDN	R/W	1	PLL Power Down						
				This bit connects to the PLL PWRDN input. The reset value of 1 powers down the PLL.						
12	reserved	RO	1	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.						

Bit/Field	Name	Туре	Reset	Description
11	BYPASS	R/W	1	PLL Bypass
				Chooses whether the system clock is derived from the PLL output or the OSC source. If set, the clock that drives the system is the OSC source. Otherwise, the clock that drives the system is the PLL output clock divided by the system divider.
				Note: The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly. While the ADC works in a 14-18 MHz range, to maintain a 1 M sample/second rate, the ADC must be provided a 16-MHz clock source.
10	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
9:6	XTAL	R/W	0xB	Crystal Value
				This field specifies the crystal value attached to the main oscillator. The encoding for this field is provided below.
				Value Crystal Frequency (MHz) Not Crystal Frequency (MHz) Using Using the PLL the PLL
				0x0 1.000 reserved
				0x1 1.8432 reserved
				0x2 2.000 reserved
				0x3 2.4576 reserved
				0x4 3.579545 MHz
				0x5 3.6864 MHz
				0x6 4 MHz
				0x7 4.096 MHz
				0x8 4.9152 MHz
				0x9 5 MHz
				0xA 5.12 MHz
				0xB 6 MHz (reset value)
				0xC 6.144 MHz
				0xD 7.3728 MHz
				0xE 8 MHz
				0xF 8.192 MHz
5:4	OSCSRC	R/W	0x1	Oscillator Source
				Picks among the four input sources for the OSC. The values are:
				Value Input Source
				0x0 Main oscillator (default)
				0x1 Internal oscillator (default)
				0x2 Internal oscillator / 4 (this is necessary if used as input to PLL) 0x3 reserved

Bit/Field	Name	Туре	Reset	Description
3:2	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
1	IOSCDIS	R/W	0	Internal Oscillator Disable 0: Internal oscillator (IOSC) is enabled. 1: Internal oscillator is disabled.
0	MOSCDIS	R/W	1	Main Oscillator Disable 0: Main oscillator is enabled.

1: Main oscillator is disabled (default).

Register 9: XTAL to PLL Translation (PLLCFG), offset 0x064

This register provides a means of translating external crystal frequencies into the appropriate PLL settings. This register is initialized during the reset sequence and updated anytime that the XTAL field changes in the **Run-Mode Clock Configuration (RCC)** register (see page 71).

The PLL frequency is calculated using the PLLCFG field values, as follows:

PLLFreq = OSCFreq * F / (R + 1)

XTAL to PLL Translation (PLLCFG)

Base 0x400F.E000

Offset 0x064 Type RO, reset -

.,	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r r			rese	rved			Ì			i	i i
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		OD					F	1						R	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	16		reserved		RO		0x0	compa	atibility v	vith futur	e produ	cts, the v	of a rese value of a operation	a reserv	•	vide nould be
15:	14		OD		RO		-	PLL C	D Value	•						
								This fi	eld spec	ifies the	value s	upplied	to the PL	L's OD	input.	
								Value	Descri	ption						
								0x0	Divide	by 1						
								0x1	Divide	by 2						
								0x2	Divide	by 4						
								0x3	Reserv	ved						
13	:5		F		RO		-		Value eld spec	ifies the	value s	upplied	to the PL	L's F inj	put.	
4:	0		R		RO		-	PLL R	Value							
										ifies the	value s	upplied	to the PL	.L's R in	put.	

Register 10: Run-Mode Clock Configuration 2 (RCC2), offset 0x070

This register overrides the RCC equivalent register fields when the USERCC2 bit is set. This allows RCC2 to be used to extend the capabilities, while also providing a means to be backward-compatible to previous parts. The fields within the RCC2 register occupy the same bit positions as they do within the RCC register as LSB-justified.

The SYSDIV2 field is wider so that additional larger divisors are possible. This allows a lower system clock frequency for improved Deep Sleep power consumption.

Run-Mode Clock Configuration 2 (RCC2)

Base 0x400F.E000 Offset 0x070

Type R/W, reset 0x0780.2800

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
	USERCC2		erved				DIV2	1					reserved								
Туре	R/W	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO					
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
_	reserv		PWRDN2		BYPASS2			erved	L		OSCSRC2			rese							
Type Reset	RO 0	RO 0	R/W 1	RO 0	R/W 1	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0					
Bit/F	ield		Name		Туре	I	Reset	Descr	iption												
3	1	ι	JSERCC	2	R/W		0	Use F	RCC2												
								When	set, ove	errides th	ne RCC	register	fields.								
30:	20		reserved		RO		0x0	Softw	aro choi	uld not re	alv on th	e value o	of a roca	rund bit	To prov	ido					
50.	29		leseiveu		RU		0.00					cts, the v									
								preserved across a read-modify-write operation.													
28:	23	ę	SYSDIV2	2	R/W		0x0F	Syste	m Clock	Divisor											
								Specifies which divisor is used to generate the system clock from the PLL output.													
								The P	LL VCO	frequer	icy is 40	0 MHz.									
								This fi	eld is wi	der than	the RCC	register	SYSDIV	/ field in	order to	provide					
												permits Deep S	,								
												oding of									
								regist	er SYSD	IV2 enc	oding of	111111	provides	/64.							
22:	14		reserved		RO		0x0					e value o									
												cts, the \ fy-write (ed bit sh	ould be					
	_											.,									
1:	3	ł	PWRDN2	2	R/W		1		r-Down l												
								When	set, pov	vers dov	vn the P	LL.									
12	2		reserved		RO		0				•	e value o cts, the v			•						
								•			•	fy-write									
1'	1	F	BYPASS	2	R/W		1	Bypas	s PLL												
		-					-	When set, bypasses the PLL for the clock source.													
									201, 091			e. are or									

Bit/Field	Name	Туре	Reset	Description
10:7	reserved	RO	0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	OSCSRC2	R/W	0x0	System Clock Source
				Value Description
				0x0 Main oscillator (MOSC)
				0x1 Internal oscillator (IOSC)
				0x2 Internal oscillator / 4
				0x3 30 kHz internal oscillator
				0x7 32 kHz external oscillator
3:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: Deep Sleep Clock Configuration (DSLPCLKCFG), offset 0x144

This register provides configuration information for the hardware control of Deep Sleep Mode.

Deep Sleep Clock Configuration (DSLPCLKCFG) Base 0x400F.E000

Offset 0x144 Type R/W, reset 0x0780.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
		reserved				DSDI	/ORIDE				•										
Туре	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	RO	RO	RO	RO	RO	RO	RO					
Reset	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
					reserved				1	C	SOSCSR	c		rese	rved						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0					
Reset	0	0	0	Ū	0	0	Ū	Ū	U	0	0	Ū	Ū	U	0	Ū					
Bit/Fi	ield		Name		Туре	I	Reset	Descri	iption												
31:2	29	r	eserved		RO 0x0			Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.													
28:2	23	DSI	DIVORII	DE	R/W	R/W 0x0F			Divider Field Override												
									6-bit system divider field to override when Deep-Sleep occurs with PLL running.												
22:	7	r	eserved		RO		0x0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.													
6:4	4	DS	OSCSR	RC	R/W		0x0	Clock	Source												
								When	set, for	es IOS	C to be o	clock sou	ırce duri	ng Deep	Sleep ı	mode.					
								Value	Name	De	scriptior	n									
								0x0	NOOR	IDE No	override	e to the o	oscillator	clock s	ource is	done					
								0x1	IOSC	Us	e interna	al 12 MH	z oscilla	tor as so	ource						
								0x3	30kHz	Us	e 30 kH:	z interna	l oscillat	or							
								0x7	32kHz	Us	e 32 kH:	z externa	al oscilla	tor							
3:0)	r	eserved		RO 0x0			compa	atibility v	ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•						

Register 12: Device Identification 1 (DID1), offset 0x004

This register identifies the device family, part number, temperature range, pin count, and package type.

Base 0x400F.E000 Offset 0x004 Type RO, reset -

rype i to,	10301															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		V	ER	•		F	AM	•				PAR				
Type Reset	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		PINCOUN	T T			reserved	1	-	TEMP			PKG I		ROHS	QL	AL
Type Reset	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO -	RO -
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	28		VER		RO		0x1	DID1	Version							
								is nun	neric. Th	nes the D ne value e reserve	of the V					
								Value	Descr	iption						
								0x1		evision o lass devi		D1 regist	ter forma	at, indica	ting a S	tellaris
27:	24		FAM		RO		0x0	Family	ý							
								Lumin	ary Mic	vides the ro produc gs are re	ct portfo	lio. The				
								Value	Descr	iption						
								0x0	Stella	is family al part nu					vices wi	h
23:	16	ſ	PARTNC)	RO		0xC5	Part N	lumber							
										vides the ded as fo						
								Value	Descr	iption						
									LM3S	•						
15:	13	P	INCOUN	IT	RO		0x2	Packa	ige Pin	Count						
										tifies the follows						ie value
								Value	Descr	iption						
								0x2		n packag	je					

Bit/Field	Name	Туре	Reset	Description
12:8	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:5	TEMP	RO	0x1	Temperature Range
				This field specifies the temperature rating of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 Industrial temperature range (-40°C to 85°C)
4:3	PKG	RO	0x1	Package Type
				This field specifies the package type. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x1 LQFP package
2	ROHS	RO	1	RoHS-Compliance
				This bit specifies whether the device is RoHS-compliant. A 1 indicates the part is RoHS-compliant.
1:0	QUAL	RO	-	Qualification Status
				This field specifies the qualification status of the device. The value is encoded as follows (all other encodings are reserved):
				Value Description
				0x0 Engineering Sample (unqualified)
				0x1 Pilot Production (unqualified)
				0x2 Fully Qualified

Register 13: Device Capabilities 0 (DC0), offset 0x008

This register is predefined by the part and can be used to verify features.

Device Capabilities 0 (DC0) Base 0x400F.E000 Offset 0x008 Type RO, reset 0x003F.001F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	T	1	г г		T	I SRA	I MSZ	1		1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	•			•	FLAS	SHSZ	•		•		•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1							
Reset	0	0	0	U	0	0	U	0	0	0	0	I	1	1	I	I
Bit/F	iold		Name		Туре		Reset	Descr	intion							
DIVI			Name		Type		Nesel	Desci	ιριισπ							
31:	16		SRAMSZ	2	RO	C	0x003F	SRAM	1 Size							
								Indica	tes the	size of th	ne on-ch	nip SRAN	/ memo	ry.		
								Value		cription						
										KB of SR/	A N A					
								0,000		10 01 58/						
15:	0		FLASHS	Ζ	RO	C)x001F	Flash	Size							
								Indica	tes the	size of th	ne on-ch	nip flash i	memory			
								Value	e Des	cription						
								0x00 ⁻		KB of Flas	sh					

Register 14: Device Capabilities 1 (DC1), offset 0x010

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: CANs, PWM, ADC, Watchdog timer, Hibernation module, and debug capabilities. This register also indicates the maximum clock frequency and maximum ADC sample rate. The format of this register is consistent with the **RCGC0**, **SCGC0**, and **DCGC0** clock control registers and the **SRCR0** software reset control register.

Device Capabilities 1 (DC1) Base 0x400F.E000

Offset 0x400F.E

Type RO, reset 0x0001.33FF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16						
		1	•				•	reserved								ADC						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1						
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
[15	1	YSDIV	12	r			1	, MPU	НІВ	TEMPSNS	PLL	WDT	swo	SWD	JTAG						
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1						
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption													
31:'	17	r	reserved		RO		0	compa	atibility v	vith futu	ely on the re produc ad-modif	ts, the v	alue of	a reserv								
16	6		ADC		RO		1	ADC N	Module I	Present												
								When	set, ind	icates th	nat the AI	DC mod	ule is pr	esent.								
15:	12	M	INSYSD	IV	RO		0x3	Syster	m Clock	Divider												
									Minimum 4-bit divider value for system clock. The reset value is hardware-dependent. See the RCC register for how to change the system clock divisor using the SYSDIV bit.													
								Value Description														
								0x3	Specif	ies a 50	-MHz CP	U clock	with a F	PLL divid	er of 4.							
11:	8	MA	XADCS	PD	RO		0x3	Max A	DC Spe	ed												
								Indica	tes the r	naximu	m rate at	which tl	he ADC	samples	data.							
								Value	Descri	ption												
								0x3	1M sai	mples/s	econd											
7			MPU		RO		1	MPU I	Present													
								When set, indicates that the Cortex-M3 Memory Protection Unit (MPU) module is present. See the ARM Cortex-M3 Technical Reference Manua for details on the MPU.														
6			HIB		RO		1	Hibernation Module Present														
								When set, indicates that the Hibernation module is present.														

Bit/Field	Name	Туре	Reset	Description
5	TEMPSNS	RO	1	Temp Sensor Present
				When set, indicates that the on-chip temperature sensor is present.
4	PLL	RO	1	PLL Present
				When set, indicates that the on-chip Phase Locked Loop (PLL) is present.
3	WDT	RO	1	Watchdog Timer Present
				When set, indicates that a watchdog timer is present.
2	SWO	RO	1	SWO Trace Port Present
				When set, indicates that the Serial Wire Output (SWO) trace port is present.
1	SWD	RO	1	SWD Present
				When set, indicates that the Serial Wire Debugger (SWD) is present.
0	JTAG	RO	1	JTAG Present
				When set, indicates that the JTAG debugger interface is present.

Device Capabilities 2 (DC2)

Base 0x400F.E000

Register 15: Device Capabilities 2 (DC2), offset 0x014

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparators, General-Purpose Timers, I2Cs, QEIs, SSIs, and UARTs. The format of this register is consistent with the **RCGC1**, **SCGC1**, and **DCGC1** clock control registers and the **SRCR1** software reset control register.

Offset 0x4 Type RO,	014	70F.503	7														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	•		reserved			COMP2	COMP1	COMP0		reser	ved		TIMER3	TIMER2	TIMER1	TIMER0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved	I2C1	reserved	I2C0			rese	rved			SSI1	SSI0	reserved	UART2	UART1	UART0	
Type Reset	RO 0	RO 1	RO 0	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1	RO 1	RO 1	
Bit/F	ield		Name		Туре	F	Reset	Descri	iption								
31:	C F								atibility w	ild not re vith future oss a rea	e produc	cts, the	value of	a reserv			
26	6		COMP2		RO		1	Analog Comparator 2 Present									
								When	nt.								
25	5		COMP1		RO		1	Analo	g Compa	arator 1 I	Present						
								When	set, indi	cates the	at analo	g comp	arator 1	is preser	nt.		
24	1		COMP0		RO		1	Analo	g Compa	arator 0 I	Present						
								When	set, indi	cates the	at analo	g comp	arator 0 i	is preser	nt.		
23:	20	I	reserved		RO		0	compa	atibility w	ild not re vith future oss a rea	e produc	cts, the	value of	a reserv			
19	Ð		TIMER3		RO		1	Timer	3 Prese	nt							
								When	set, indi	cates the	at Gene	ral-Purp	oose Tim	er modu	le 3 is pi	resent.	
18	3		TIMER2		RO		1	Timer	2 Prese	nt							
								When set, indicates that General-Purpose Timer module 2 is								resent.	
17	7		TIMER1		RO		1	1 Timer 1 Present									
								When	set, indi	cates the	at Gene	ral-Purp	ose Tim	er modu	le 1 is pi	resent.	
16	6		TIMER0		RO		1	Timer	0 Prese	nt							
								When	set, indi	cates the	at Gene	ral-Purp	ose Tim	er modu	le 0 is pi	esent.	
15	5	ı	reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.									

Bit/Field	Name	Туре	Reset	Description
14	I2C1	RO	1	I2C Module 1 Present
				When set, indicates that I2C module 1 is present.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	RO	1	I2C Module 0 Present
				When set, indicates that I2C module 0 is present.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	RO	1	SSI1 Present
				When set, indicates that SSI module 1 is present.
4	SSI0	RO	1	SSI0 Present
				When set, indicates that SSI module 0 is present.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	RO	1	UART2 Present
				When set, indicates that UART module 2 is present.
1	UART1	RO	1	UART1 Present
				When set, indicates that UART module 1 is present.
0	UART0	RO	1	UART0 Present
				When set, indicates that UART module 0 is present.

Register 16: Device Capabilities 3 (DC3), offset 0x018

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Analog Comparator I/Os, CCP I/Os, ADC I/Os, and PWM I/Os.

Device Capabilities 3 (DC3)

Base 0x400F.E000 Offset 0x018 Type RO, reset 0x3FFF.7FC0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	rese	rved	CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0		
Type Reset	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved	C2O	C2PLUS	C2MINUS	C10	C1PLUS	C1MINUS	C0O	COPLUS	COMINUS			rese	rved				
Type Reset	RO 0	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Bit/F	ield		Name		Туре	F	Reset	Descr	iption									
31:	30	I	reserved		RO		0	compa	atibility w	ild not re /ith futur oss a rea	e produ	cts, the v	alue of	a reserv				
29	9		CCP5		RO		1	CCP5	Pin Pre	sent								
								When	set, indi	cates th	at Captu	ure/Com	pare/PW	/M pin 5	is prese	ent.		
28	3		CCP4		RO		1	CCP4 Pin Present										
								When	set, indi	cates th	at Captu	ure/Com	pare/PW	/M pin 4	is prese	ent.		
2	7		CCP3		RO		1	CCP3	Pin Pre	sent								
								When	set, indi	cates th	at Captu	ure/Com	pare/PW	/M pin 3	is prese	ent.		
26	6		CCP2		RO		1	CCP2	Pin Pre	sent								
								When	set, indi	cates th	at Captı	ure/Com	pare/PW	/M pin 2	is prese	ent.		
2	5		CCP1		RO		1	CCP1	Pin Pre	sent								
								When	set, indi	cates th	at Captı	ure/Com	pare/PW	/M pin 1	is prese	ent.		
24	4		CCP0		RO		1	CCP0	Pin Pre	sent								
								When	set, indi	cates th	at Captu	ire/Com	pare/PW	/M pin 0	is prese	ent.		
23	3		ADC7		RO		1	ADC7 Pin Present										
								When	set, indi	cates th	at ADC	pin 7 is j	present.					
22	2		ADC6		RO		1	ADC6	Pin Pre	sent								
								When	set, indi	cates th	at ADC	pin 6 is j	present.					
2	1		ADC5		RO		1	ADC5	Pin Pre	sent								
								When	set, indi	cates th	at ADC	pin 5 is j	present.					

Bit/Field	Name	Туре	Reset	Description
20	ADC4	RO	1	ADC4 Pin Present
				When set, indicates that ADC pin 4 is present.
19	ADC3	RO	1	ADC3 Pin Present
				When set, indicates that ADC pin 3 is present.
18	ADC2	RO	1	ADC2 Pin Present
				When set, indicates that ADC pin 2 is present.
17	ADC1	RO	1	ADC1 Pin Present
				When set, indicates that ADC pin 1 is present.
16	ADC0	RO	1	ADC0 Pin Present
				When set, indicates that ADC pin 0 is present.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	C2O	RO	1	C2o Pin Present
				When set, indicates that the analog comparator 2 output pin is present.
13	C2PLUS	RO	1	C2+ Pin Present
				When set, indicates that the analog comparator 2 (+) input pin is present.
12	C2MINUS	RO	1	C2- Pin Present
				When set, indicates that the analog comparator 2 (-) input pin is present.
11	C10	RO	1	C1o Pin Present
				When set, indicates that the analog comparator 1 output pin is present.
10	C1PLUS	RO	1	C1+ Pin Present
				When set, indicates that the analog comparator 1 (+) input pin is present.
9	C1MINUS	RO	1	C1- Pin Present
				When set, indicates that the analog comparator 1 (-) input pin is present.
8	C0O	RO	1	C0o Pin Present
				When set, indicates that the analog comparator 0 output pin is present.
7	COPLUS	RO	1	C0+ Pin Present
				When set, indicates that the analog comparator 0 (+) input pin is present.
6	COMINUS	RO	1	C0- Pin Present
				When set, indicates that the analog comparator 0 (-) input pin is present.
5:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 17: Device Capabilities 4 (DC4), offset 0x01C

This register provides a list of features available in the system. The Stellaris family uses this register format to indicate the availability of the following family features in the specific device: Ethernet MAC and PHY, GPIOs, and CCP I/Os. The format of this register is consistent with the **RCGC2**, **SCGC2**, and **DCGC2** clock control registers and the **SRCR2** software reset control register.

Device Capabilities 4 (DC4) Base 0x400F.E000 Offset 0x01C Type RO, reset 0x0000.00FF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rese	rved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[10	14	1 1		rved	10	1	1	, GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1		
Bit/Fi	ield		Name		Туре		Reset	Descr	iption									
31:	8		reserved		RO		0							erved bit.				
									atibility v rved acr		•			a reserv n.	ed bit sh	ould be		
7			GPIOH		RO 1 GPIO Port H Present													
								When set, indicates that GPIO Port H is present.										
6			GPIOG		RO		1	GPIO	Port G F	Present								
								When	set, ind	cates th	at GPIO	Port G	is prese	nt.				
5			GPIOF		RO		1	GPIO	Port F F	resent								
								When	set, ind	cates th	at GPIO	Port F i	is preser	nt.				
4			GPIOE		RO		1	GPIO	Port E F	Present								
								When	set, ind	cates th	at GPIO	Port E	is presei	nt.				
3			GPIOD		RO		1	GPIO	Port D F	Present								
								When	set, ind	cates th	at GPIO	Port D	is prese	nt.				
2			GPIOC		RO		1	GPIO	Port C F	Present								
								When set, indicates that GPIO Port C is present.										
1			GPIOB		RO		1	GPIO	Port B F	Present								
								When	set, ind	cates th	at GPIO	Port B	is presei	nt.				
0			GPIOA		RO		1	GPIO	Port A F	Present								
								When	set, ind	cates th	at GPIO	Port A	is presei	nt.				

Register 18: Run Mode Clock Gating Control Register 0 (RCGC0), offset 0x100

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x Type R/W	100)0)x0000004	40		9	(,									
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1	г т 1		1	reserved	, , , , , , , , , , , , , , , , , , ,			1	1	r	1	ADC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		rese	erved		'	MAXA	ADCSPD	1	reserved	HIB	rese	rved	WDT		reserved	
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	17	1	RO		0	comp		ith futur/	e produ	cts, the v	value of	a reserv	t. To provi ved bit sh			
16	6		ADC		R/W		0	ADCO	Clock G	Bating C	ontrol					
16 ADC R/W 0 ADC0 Clock Gating Control This bit controls the clock gating receives a clock and functions. O disabled. If the unit is unclocked a bus fault.									. Otherw	vise, the	unit is u	unclocked	and			
15:	12		reserved	1	RO		0	comp		ith futur/	e produ	cts, the v	value of	a reserv	t. To provi ved bit sh	
11:	:8	MA	XADCS	PD	R/W		0	ADC	Sample S	Speed						
This field sets the rate at which the ADC samples the rate higher than the maximum rate. You can s setting the MAXADCSPD bit as follows:																
Value Description																
								0x3		mples/se	econd					
								0x2	500K s	amples	/second					
								0x1	250K s	amples	/second					
								0x0	125K s	amples	second					

Run Mode Clock Gating Control Register 0 (RCGC0)

Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	R/W	0	HIB Clock Gating Control
				This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Base 0x400F.E000

Register 19: Sleep Mode Clock Gating Control Register 0 (SCGC0), offset 0x110

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC0** is the clock configuration register for running operation, **SCGC0** for Sleep operation, and **DCGC0** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x Type R/W)x0000004	0														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1		1				reserved	і і						-	ADC	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
			rved				DCSPD		reserved	HIB	rese		WDT		reserved		
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	R/W 0	RO 0	RO 0	RO 0	
Bit/F	ield		Name		Туре	I	Reset	Descr	ription								
31:	17	r	reserved	I	RO		0	comp		ith futur	e produo	cts, the v	value of	a reserv	t. To prov ved bit sh		
16	6		ADC		R/W		0	ADCO) Clock G	ating C	ontrol						
This b receive disable							This bit controls the clock gating for SAR ADC module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.										
15:	12	r	eserved	1	RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
11:	8	MA	XADCS	PD	R/W		0	ADC	Sample S	Speed							
11:8 MAXADCSPD R/W								the ra		than th	e maxim	um rate	•		a. You car e sample		
Value Description																	
								0x3	1M san	nples/se	econd						
								0x2	500K s	amples	second						
								0x1	250K s	amples	second						
								0x0	125K s	amples	second						

Sleep Mode Clock Gating Control Register 0 (SCGC0)

Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	R/W	0	HIB Clock Gating Control
				This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Base 0x400F.E000

Register 20: Deep Sleep Mode Clock Gating Control Register 0 (DCGC0), offset 0x120

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC0 is the clock configuration register for running operation, SCGC0 for Sleep operation, and DCGC0 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 0 (DCGC0)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
				•	· ·			reserved							1	ADO	
Type leset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	
.6361																	
I	15	14 rese	13 erved	12 I	11	10 MAXA	9 I DCSPD	8	7 reserved	6 HIB	5	4 rved	3 WDT	2	1 reserved	0	
Туре	RO	RO	RO	RO	R/W	R/W	R/W	R/W	RO	R/W	RO	RO	R/W	RO	RO	RC	
eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Туре	I	Reset	Descri	iption								
31:	17	I	reserved	I	RO		0	compa		ith futur	e produ	cts, the v	alue of	a reser	t. To prov ved bit sh		
16	6		ADC		R/W		0	ADC0	Clock G	ating C	ontrol						
								receiv	es a cloc ed. If the	k and f	unctions	. Otherw	ise, the	unit is	e 0. If set, unclocked e unit gen	and	
15:12 reserved RO 0							0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
15:	12	I									•		operatio	n.			
15: 11:			XADCS	PD	R/W		0	preser		oss a re	•		operatio	n.			
				PD	R/W		0	preser ADC S This find the rate	rved acro Sample S eld sets t	oss a rea opeed the rate than th	ad-modi at which e maxim	fy-write the AD	C sampl	les data	a. You car le sample		
				PD	R/W		0	preser ADC S This fi the rat setting	rved acro Sample S eld sets t te higher	bess a reactions of the second	ad-modi at which e maxim	fy-write the AD	C sampl	les data			
				PD	R/W		0	preser ADC S This fi the rat setting	Cved acro Sample S eld sets t te higher g the MAX	oss a reactions a reaction of the second sec	ad-modi at whicl e maxim ⊳ bit as	fy-write the AD	C sampl	les data			
				PD	R/W		0	preser ADC S This fi the rat setting Value	Sample S eld sets t te higher the MAX	Speed the rate than th CADCSP otion	ad-modi at which e maxim D bit as r econd	fy-write the AD	C sampl	les data			
				PD	R/W		0	preser ADC S This fi the rat setting Value 0x3	Ved acro Sample S eld sets t te higher the MAX Descrip 1M sam 500K sa	Speed the rate than th ADCSP tion nples/se amples/	ad-modi at which e maxim D bit as r econd	fy-write the AD	C sampl	les data			

Bit/Field	Name	Туре	Reset	Description
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	HIB	R/W	0	HIB Clock Gating Control
				This bit controls the clock gating for the Hibernation module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled.
5:4	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
3	WDT	R/W	0	WDT Clock Gating Control
				This bit controls the clock gating for the WDT module. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, a read or write to the unit generates a bus fault.
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 21: Run Mode Clock Gating Control Register 1 (RCGC1), offset 0x104

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Base 0x4 Offset 0x	00F.E000				JISICI		51)										
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	ľ		reserved	r		COMP2	COMP1	COMP0	r	rese	rved		TIMER3	TIMER2	TIMER1	TIMER0	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved	I2C1	reserved	I2C0	ï		rese	rved	ľ		SSI1	SSI0	reserved	UART2	UART1	UART0	
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	
Bit/F	ield		Name		Туре	F	Reset	Descri	iption								
31:27 reserved RO 0 Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit should not rely on the value of a																	
26	6		COMP2		R/W		0	Analo	g Compa	arator 2	Clock Ga	ating					
								receiv	it control es a cloc ed. If the fault.	k and fu	unctions.	Otherw	ise, the	unit is u	nclocke	d and	
2	5		COMP1		R/W		0	Analog	g Compa	arator 1	Clock Ga	ating					
								receiv	it control es a cloc ed. If the fault.	k and fu	unctions.	Otherw	ise, the	unit is u	nclocke	d and	
24	4		COMP0		R/W		0	Analog	g Compa	arator 0	Clock Ga	ating					
								Analog Comparator 0 Clock Gating This bit controls the clock gating for analog comparator 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.									
23:	20		reserved		RO		0	compa	are shou atibility w ved acro	ith futur	e produc	ts, the v	alue of a	a reserve			

Run Mode Clock Gating Control Register 1 (RCGC1)

Bit/Field	Name	Туре	Reset	Description
19	TIMER3	R/W	0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control
				This bit controls the clock gating for I2C module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control
				This bit controls the clock gating for SSI module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked reads or writes to the unit will generate a bus fault

the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Туре	Reset	Description
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Clock Gating Control
				This bit controls the clock gating for UART module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000 Offset 0x114

查询"LM3S1138"供应商

Register 22: Sleep Mode Clock Gating Control Register 1 (SCGC1), offset 0x114

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC1** is the clock configuration register for running operation, **SCGC1** for Sleep operation, and **DCGC1** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/W	l, reset 0x	0000000	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			reserved			COMP2	COMP1	COMP0		resei	ved		TIMER3	TIMER2	TIMER1	TIMER0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Resei																
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0			rese				SSI1	SSI0	reserved	UART2	UART1	UART0
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре	F	Reset	Descri	ption							
31:2	27	I	reserved		RO		0	compa	atibility w	ith futur	e produc	cts, the v	of a rese value of a operation	a reserve		
26	6		COMP2		R/W		0	Analog	g Compa	arator 2 (Clock G	ating				
								receive	es a cloo ed. If the	ck and fu	unctions	Otherw	alog com vise, the or writes	unit is u	nclocked	d and
25	5		COMP1		R/W		0	Analog	g Compa	arator 1	Clock G	ating				
								receive	es a cloo ed. If the	ck and fu	unctions	Otherw	alog com vise, the or writes	unit is u	nclocked	d and
24	ļ		COMP0		R/W		0	Analog	g Compa	arator 0 (Clock G	ating				
								receive	es a cloo ed. If the	ck and fu	unctions	Otherw	alog com vise, the or writes	unit is u	nclocked	d and
23:2	20	I	reserved		RO		0	compa	atibility w	ith futur	e produc	cts, the v	of a rese value of a operation	a reserve		

Sleep Mode Clock Gating Control Register 1 (SCGC1)

Bit/Field	Name	Туре	Reset	Description
19	TIMER3	R/W	0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control
				This bit controls the clock gating for I2C module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control
				This bit controls the clock gating for SSI module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Туре	Reset	Description
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Clock Gating Control
				This bit controls the clock gating for UART module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate

a bus fault.

Register 23: Deep Sleep Mode Clock Gating Control Register 1 (DCGC1), offset 0x124

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. RCGC1 is the clock configuration register for running operation, SCGC1 for Sleep operation, and DCGC1 for Deep-Sleep operation. Setting the ACG bit in the Run-Mode Clock Configuration (RCC) register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 1 (DCGC1)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
[ľ		reserved			COMP2	COMP1	COMP0		rese	n erved	ì	TIMER3	TIMER2	TIMER1	TIMER
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	I2C1	reserved	I2C0			rese	rved		•	SSI1	SSI0	reserved	UART2	UART1	UART
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:2	27		reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the v	of a rese /alue of a operation	a reserv		
26	6		COMP2		R/W		0	Analo	g Comp	arator 2	Clock G	ating				
								receiv	es a clo ed. If the	ck and f	unctions	. Otherw	alog com vise, the or writes	unit is u	nclocke	d and
25	5		COMP1		R/W		0	Analo	g Comp	arator 1	Clock G	ating				
								receiv	es a clo ed. If the	ck and f	unctions	. Otherw	alog com vise, the or writes	unit is u	nclocke	d and
24	4		COMP0		R/W		0	Analo	g Comp	arator 0	Clock G	ating				
								receiv	es a clo ed. If the	ck and f	unctions	. Otherw	alog corr vise, the or writes	unit is u	nclocke	d and
23:2	20		reserved		RO		0	compa	atibility v	vith futur		cts, the v	of a rese alue of a	a reserv		

Base 0x400F.E000

Bit/Field	Name	Туре	Reset	Description
19	TIMER3	R/W	0	Timer 3 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 3. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
18	TIMER2	R/W	0	Timer 2 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
17	TIMER1	R/W	0	Timer 1 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
16	TIMER0	R/W	0	Timer 0 Clock Gating Control
				This bit controls the clock gating for General-Purpose Timer module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14	I2C1	R/W	0	I2C1 Clock Gating Control
				This bit controls the clock gating for I2C module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Clock Gating Control
				This bit controls the clock gating for I2C module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Clock Gating Control
				This bit controls the clock gating for SSI module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
4	SSI0	R/W	0	SSI0 Clock Gating Control
				This bit controls the clock gating for SSI module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked reads or writes to the unit will generate a bus fault

the unit is unclocked, reads or writes to the unit will generate a bus fault.

Bit/Field	Name	Туре	Reset	Description
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Clock Gating Control
				This bit controls the clock gating for UART module 2. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	UART1	R/W	0	UART1 Clock Gating Control
				This bit controls the clock gating for UART module 1. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	UART0	R/W	0	UART0 Clock Gating Control
				This bit controls the clock gating for UART module 0. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

查询"LM3S1138"供应商

Register 24: Run Mode Clock Gating Control Register 2 (RCGC2), offset 0x108

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Offset 0x Type R/W		0x00	000000	0													
	31		30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1					1	rese	erved	1				1	1	
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15		14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	l		rese	rved			•	GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0		RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield			Name		Туре		Reset	Descr	iption							
31	:8		r	reserved		RO		0	comp	atibility v	vith futur	ely on the e produc ad-modi	cts, the v	alue of	a reserv		
7				GPIOH		R/W		0	Port H	Clock	Gating C	ontrol					
									clock	and fund	ctions. O	ock gatir otherwise eads or v	e, the un	it is uncl	ocked a	nd disab	led. If
6				GPIOG		R/W		0	Port C	G Clock	Gating C	Control					
									clock	and fund	ctions. O	ock gatir otherwise eads or v	e, the un	it is uncl	ocked a	nd disab	led. If
5				GPIOF		R/W		0	Port F	Clock C	Sating C	ontrol					
									clock	and fund	ctions. O	ock gatir otherwise eads or v	e, the un	it is uncl	ocked a	nd disab	led. If
4				GPIOE		R/W		0	Port E	Clock (Sating C	ontrol					
									clock	and fund	ctions. O	ock gatir otherwise eads or v	e, the un	it is uncl	ocked a	nd disab	led. If

Run Mode Clock Gating Control Register 2 (RCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000 Offset 0x118

查询"LM3S1138"供应商

Register 25: Sleep Mode Clock Gating Control Register 2 (SCGC2), offset 0x118

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Type R/W		x0000000	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved	•				•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
reser	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[15	1	13	rese	r r	10	1	1	, GPIOH	GPIOG	GPIOF	4 GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv		
-							0	•				,				
7			GPIOH		R/W		0		I Clock (0						
								clock	oit contro and fund hit is uncl	ctions. O	therwise	e, the un	it is uncl	ocked a	nd disat	led. If
6			GPIOG		R/W		0	Port C	G Clock	Gating C	ontrol					
								clock	oit contro and fund hit is uncl	ctions. O	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
5			GPIOF		R/W		0	Port F	Clock C	Gating C	ontrol					
								clock	oit contro and fund hit is uncl	ctions. O	therwise	e, the un	it is uncl	ocked a	nd disab	led. If
4			GPIOE		R/W		0	Port E	E Clock (Gating C	ontrol					
								clock	oit contro and fund hit is uncl	ctions. O	therwise	e, the un	it is uncl	ocked a	nd disat	led. If

Sleep Mode Clock Gating Control Register 2 (SCGC2)

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Base 0x400F.E000

查询"LM3S1138"供应商

Register 26: Deep Sleep Mode Clock Gating Control Register 2 (DCGC2), offset 0x128

This register controls the clock gating logic. Each bit controls a clock enable for a given interface, function, or unit. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled (saving power). If the unit is unclocked, reads or writes to the unit will generate a bus fault. The reset state of these bits is 0 (unclocked) unless otherwise noted, so that all functional units are disabled. It is the responsibility of software to enable the ports necessary for the application. Note that these registers may contain more bits than there are interfaces, functions, or units to control. This is to assure reasonable code compatibility with other family and future parts. **RCGC2** is the clock configuration register for running operation, **SCGC2** for Sleep operation, and **DCGC2** for Deep-Sleep operation. Setting the ACG bit in the **Run-Mode Clock Configuration (RCC)** register specifies that the system uses sleep modes.

Deep Sleep Mode Clock Gating Control Register 2 (DCGC2)

Offset 0x2 Type R/W	128		00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								reserved								
Type	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset																
Г	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				reserved					GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	Bit/Field		Name		Туре	Reset		Descr	iption							
31:	31:8		reserved R				0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7	7		GPIOH				0	Port H Clock Gating Control								
								clock	and fund	ctions. O	therwise	e, the un	it is uncl	ocked a	unit recei nd disab erate a b	led. If
6	6		GPIOG		R/W		0	Port C	G Clock	Gating C	Control					
								This bit controls the clock gating for Port G. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.								
5	5		GPIOF				0	Port F Clock Gating Control								
								clock	This bit controls the clock gating for Port F. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.							
4	4		GPIOE		R/W		0	Port E Clock Gating Control								
								clock	and fund	ctions. O	therwise	e, the un	it is uncl	ocked a	init recei nd disab erate a b	led. If

Bit/Field	Name	Туре	Reset	Description
3	GPIOD	R/W	0	Port D Clock Gating Control
				This bit controls the clock gating for Port D. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
2	GPIOC	R/W	0	Port C Clock Gating Control
				This bit controls the clock gating for Port C. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
1	GPIOB	R/W	0	Port B Clock Gating Control
				This bit controls the clock gating for Port B. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.
0	GPIOA	R/W	0	Port A Clock Gating Control
				This bit controls the clock gating for Port A. If set, the unit receives a clock and functions. Otherwise, the unit is unclocked and disabled. If the unit is unclocked, reads or writes to the unit will generate a bus fault.

Register 27: Software Reset Control 0 (SRCR0), offset 0x040

Writes to this register are masked by the bits in the **Device Capabilities 1 (DC1)** register.

Software Reset Control 0 (SRCR0) Base 0x400F.E000

Offset 0x040 Type R/W, reset 0x0000000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1			· ·			reserved							1	ADC	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[15	14	1 1	12	reserved	10		1 1	/	нв		rved	WDT	2	reserved		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	R/W	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Fi	eld		Name		Туре		Reset	Descr	ption								
31:1	17		reserved		RO		0								t. To prov		
								•		vith futur oss a rea	•	-			ed bit sh	ould be	
								•			u-mou	ly-write (operation				
16	6		ADC R/W 0 ADC0 Reset Control														
								Reset	control	for SAR	ADC m	odule 0.					
15:	7		reserved		RO		0	Softwa	are shou	Id not re	ly on th	e value o	of a rese	rved bit	t. To prov	ride	
								•		vith futur oss a rea	•	-			ed bit sh	ould be	
								•				ly-write (operation				
6			HIB		R/W		0	HIB R	eset Co	ntrol							
								Reset	control	for the H	ibernati	on modı	ıle.				
5:4	1		reserved		RO		0	Softwa	are shou	Id not re	ly on th	e value (of a rese	rved bit	t. To prov	ride	
										vith futur oss a rea					ed bit sh	ould be	
								·			u-mou	ly-write (operation				
3			WDT		R/W		0	WDT I	Reset C	ontrol							
								Reset	control	for Watc	hdog un	iit.					
2:0)		reserved		RO		0										
								compa	atibility v		e produ	cts, the v	alue of a	a reserv	ed bit sh		
								preser	veu aci	055 a 188		iy-write	operation				

Register 28: Software Reset Control 1 (SRCR1), offset 0x044

Writes to this register are masked by the bits in the Device Capabilities 2 (DC2) register.

Software Reset Control 1 (SRCR1) Base 0x400F.E000

Offset 0x044 Type R/W, reset 0x0000000

7 12 -	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	ľ		reserved		1	COMP2	COMP1	COMP0	ľ	rese			TIMER3	TIMER2	TIMER1	TIMER0		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved	I2C1	reserved	I2C0			rese	rved			SSI1	SSI0	reserved	UART2	UART1	UART0		
Type Reset	RO 0	R/W 0	RO 0	R/W 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0		
Bit/F	ield		Name		Туре	F	Reset	Descr	iption									
31:	27		reserved		RO		0	compa	are shou atibility w rved acro	ith futur/	e produo	cts, the v	alue of a	a reserv				
20	6		COMP2		R/W		0	Analo	g Comp	2 Reset	Control							
								Reset	control f	for analo	og comp	arator 2						
2	5		COMP1		R/W		0	Analog Comp 1 Reset Control										
								Reset control for analog comparator 1.										
24	4		COMP0		R/W		0	Analo	g Comp	0 Reset	Control							
								Reset	control f	for analo	og comp	arator 0.						
23:	20		reserved		RO		0	compa	are shou atibility w rved acro	ith futur/	e produo	cts, the v	alue of a	a reserv	•			
19	9		TIMER3		R/W		0	Timer	3 Reset	Control								
								Reset	control f	for Gene	eral-Purp	ose Tirr	ner modu	ıle 3.				
18	8		TIMER2		R/W		0	Timer	2 Reset	Control								
								Reset	control f	for Gene	eral-Purp	ose Tim	ner modu	ıle 2.				
1	7		TIMER1		R/W		0	Timer	1 Reset	Control								
								Reset control for General-Purpose Timer module 1.										
10	6		TIMER0		R/W		0	Timer 0 Reset Control										
								Reset	control f	for Gene	eral-Purp	ose Tim	ner modu	ıle 0.				
1	5		reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
14	4		I2C1		R/W		0	12C1 F	Reset Co	ontrol								
								Reset	control f	for I2C ι	ınit 1.							

Bit/Field	Name	Туре	Reset	Description
13	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
12	I2C0	R/W	0	I2C0 Reset Control Reset control for I2C unit 0.
11:6	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
5	SSI1	R/W	0	SSI1 Reset Control
				Reset control for SSI unit 1.
4	SSI0	R/W	0	SSI0 Reset Control
				Reset control for SSI unit 0.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2	UART2	R/W	0	UART2 Reset Control
				Reset control for UART unit 2.
1	UART1	R/W	0	UART1 Reset Control
				Reset control for UART unit 1.
0	UART0	R/W	0	UART0 Reset Control
				Reset control for UART unit 0.

Register 29: Software Reset Control 2 (SRCR2), offset 0x048

Writes to this register are masked by the bits in the **Device Capabilities 4 (DC4)** register.

Software Reset Control 2 (SRCR2) Base 0x400F.E000 Offset 0x048 Type R/W, reset 0x00000000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	· · · ·						1	rese	rved								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset	15	14				10		8	7	6	5	4	3	2		0	
[15	14	13	12 reser	11 I	10	9	•	, GPIOH	6 GPIOG	5 GPIOF	4 GPIOE	GPIOD	GPIOC	1 GPIOB	GPIOA	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
					_		_	_									
Bit/Fi	ield		Name		Туре		Reset	Descr	iption								
31:	8		reserved		RO		0	compa	are shou atibility w	vith futur	e produo	cts, the v	alue of	a reserve			
								prese	rved acro	oss a rea	aa-moar	ry-write (operatio	n.			
7			GPIOH		R/W		0	Port H	Reset (Control							
			Reset control for GPIO Port H.														
6			GPIOG		R/W		0	Port G	Reset (Control							
								Reset	control	for GPIC) Port G						
5			GPIOF		R/W		0	Port F	Reset 0	Control							
								Reset	control	for GPIC) Port F.						
4			GPIOE		R/W		0	Port F	Reset (Control							
-					1.7.4.4		0) Port F						
											JI OIL L						
3			GPIOD		R/W		0		Reset (
								Reset	control	for GPIC) Port D.						
2			GPIOC		R/W		0	Port C Reset Control									
								Reset control for GPIO Port C.									
1			GPIOB		R/W		0	Port E	Reset (Control							
								Reset	control	for GPIC	Port B.						
0			GPIOA		R/W		0	Port A	Reset (Control							
								Reset	control	for GPIC) Port A.						

<u>查询"LM3S1138"供应商</u> 7 Hibernation Module

The Hibernation Module manages removal and restoration of power to the rest of the microcontroller to provide a means for reducing power consumption. When the processor and peripherals are idle, power can be completely removed with only the Hibernation Module remaining powered. Power can be restored based on an external signal, or at a certain time using the built-in real-time clock (RTC). The Hibernation module can be independently supplied from a battery or an auxillary power supply.

The Hibernation module has the following features:

- Power-switching logic to discrete external regulator
- Dedicated pin for waking from an external signal
- Low-battery detection, signalling, and interrupt generation
- 32-bit real-time counter (RTC)
- Two 32-bit RTC match registers for timed wake-up and interrupt generation
- Clock source from a 32.768-kHz external oscillator or a 4.194304-MHz crystal
- RTC predivider trim for making fine adjustments to the clock rate
- 64 32-bit words of non-volatile memory
- Programmable interrupts for RTC match, external wake, and low battery events

7.1 Block Diagram




Figure 7-1. Hibernation Module Block Diagram

7.2 Functional Description

The Hibernation module controls the power to the processor with an enable signal (HIB) that signals an external voltage regulator to turn off. The Hibernation module power is determined dynamically. The supply voltage of the Hibernation module is the larger of the main voltage source (VDD) or the battery/auxilliary voltage source (VBAT). A voting circuit indicates the larger and an internal power switch selects the appropriate voltage source. The Hibernation module also has a separate clock source to maintain a real-time clock (RTC). Once in hibernation, the module signals an external voltage regulator to turn back on the power when an external pin (WAKE) is asserted, or when the internal RTC reaches a certain value. The Hibernation module can also detect when the battery voltage is low, and optionally prevent hibernation when this occurs.

Power-up from a power cut to code execution is defined as the regulator turn-on time (specifed at $t_{\text{HIB TO VDD}}$ maximum) plus the normal chip POR (see "Hibernation Module" on page 436).

7.2.1 Register Access Timing

Because the Hibernation module has an independent clocking domain, certain registers must be written only with a timing gap between accesses. The delay time is $t_{HIB_REG_WRITE}$, therefore software must guarantee that a delay of $t_{HIB_REG_WRITE}$ is inserted between back-to-back writes to certain Hibernation registers, or between a write followed by a read to those same registers. There is no

restriction on timing for back-to-back reads from the Hibernation module. Refer to "Register Descriptions" on page 120 for details about which registers are subject to this timing restriction.

7.2.2 Clock Source

The Hibernation module must be clocked by an external source, even if the RTC feature will not be used. An external oscillator or crystal can be used for this purpose. To use a crystal, a 4.194304-MHz crystal is connected to the xosco and xoscl pins. This clock signal is divided by 128 internally to produce the 32.768-kHz clock reference. To use a more precise clock source, a 32.768-kHz oscillator can be connected to the xosco pin.

The clock source is enabled by setting the CLK32EN bit of the **HIBCTL** register. The type of clock source is selected by setting the CLKSEL bit to 0 for a 4.194304-MHz clock source, and to 1 for a 32.768-kHz clock source. If the bit is set to 0, the input clock is divided by 128, resulting in a 32.768-kHz clock source. If a crystal is used for the clock source, the software must leave a delay of t_{XOSC_SETTLE} after setting the CLK32EN bit and before any other accesses to the Hibernation module registers. The delay allows the crystal to power up and stabilize. If an oscillator is used for the clock source, no delay is needed.

7.2.3 Battery Management

The Hibernation module can be independently powered by a battery or an auxiliary power source. The module can monitor the voltage level of the battery and detect when the voltage becomes too low. When this happens, an interrupt can be generated. The module can also be configured so that it will not go into Hibernate mode if the battery voltage is too low.

Note that the Hibernation module draws power from whichever source (VBAT or VDD) has the higher voltage. Therefore, it is important to design the circuit to ensure that VDD is higher that VBAT under nominal conditions or else the Hibernation module draws power from the battery even when VDD is available.

The Hibernation module can be configured to detect a low battery condition by setting the LOWBATEN bit of the **HIBCTL** register. In this configuration, the LOWBAT bit of the **HIBRIS** register will be set when the battery level is low. If the VABORT bit is also set, then the module is prevented from entering Hibernation mode when a low battery is detected. The module can also be configured to generate an interrupt for the low-battery condition (see "Interrupts and Status" on page 117).

7.2.4 Real-Time Clock

The Hibernation module includes a 32-bit counter that increments once per second with a proper clock source and configuration (see "Clock Source" on page 116). The 32.768-kHz clock signal is fed into a predivider register which counts down the 32.768-kHz clock ticks to achieve a once per second clock rate for the RTC. The rate can be adjusted to compensate for inaccuracies in the clock source by using the predivider trim register. This register has a nominal value of 0x7FFF, and is used for one second out of every 64 seconds to divide the input clock. This allows the software to make fine corrections to the clock rate by adjusting the predivider trim register up or down from 0x7FFF. The predivider trim should be adjusted up from 0x7FFF in order to slow down the RTC rate, and down from 0x7FFF in order to speed up the RTC rate.

The Hibernation module includes two 32-bit match registers that are compared to the value of the RTC counter. The match registers can be used to wake the processor from hibernation mode, or to generate an interrupt to the processor if it is not in hibernation.

The RTC must be enabled with the RTCEN bit of the **HIBCTL** register. The value of the RTC can be set at any time by writing to the **HIBRTCLD** register. The predivider trim can be adjusted by reading and writing the **HIBRTCT** register. The predivider uses this register once every 64 seconds to adjust

the clock rate. The two match registers can be set by writing to the **HIBRTCM0** and **HIBRTCM1** registers. The RTC can be configured to generate interrupts by using the interrupt registers (see "Interrupts and Status" on page 117).

7.2.5 Non-Volatile Memory

The Hibernation module contains 64 32-bit words of memory which are retained during hibernation. This memory is powered from the battery or auxillary power supply during hibernation. The processor software can save state information in this memory prior to hibernation, and can then recover the state upon waking. The non-volatile memory can be accessed through the **HIBDATA** registers.

7.2.6 Power Control

The Hibernation module controls power to the processor through the use of the HIB pin, which is intended to be connected to the enable signal of the external regulator(s) providing 3.3 V and/or 2.5 V to the microcontroller. When the HIB signal is asserted by the Hibernation module, the external regulator is turned off and no longer powers the microcontroller. The Hibernation module remains powered from the VBAT supply, which could be a battery or an auxillary power source. Hibernation mode is initiated by the microcontroller setting the HIBREQ bit of the **HIBCTL** register. Prior to doing this, a wake-up condition must be configured, either from the external WAKE pin, or by using an RTC match.

The Hibernation module is configured to wake from the external \overline{WAKE} pin by setting the PINWEN bit of the **HIBCTL** register. It is configured to wake from RTC match by setting the RTCWEN bit. Either one or both of these bits can be set prior to going into hibernation. The \overline{WAKE} pin includes a weak internal pull-up. Note that both the \overline{HIB} and \overline{WAKE} pins use the Hibernation module's internal power supply as the logic 1 reference.

When the Hibernation module wakes, the microcontroller will see a normal power-on reset. It can detect that the power-on was due to a wake from hibernation by examining the raw interrupt status register (see "Interrupts and Status" on page 117) and by looking for state data in the non-volatile memory (see "Non-Volatile Memory" on page 117).

When the $\overline{\text{HIB}}$ signal deasserts, enabling the external regulator, the external regulator must reach the operating voltage within t_{HIB TO VDD}.

7.2.7 Interrupts and Status

The Hibernation module can generate interrupts when the following conditions occur:

- Assertion of WAKE pin
- RTC match
- Low battery detected

All of the interrupts are ORed together before being sent to the interrupt controller, so the Hibernate module can only generate a single interrupt request to the controller at any given time. The software interrupt handler can service multiple interrupt events by reading the **HIBMIS** register. Software can also read the status of the Hibernation module at any time by reading the **HIBRIS** register which shows all of the pending events. This register can be used at power-on to see if a wake condition is pending, which indicates to the software that a hibernation wake occurred.

The events that can trigger an interrupt are configured by setting the appropriate bits in the **HIBIM** register. Pending interrupts can be cleared by writing the corresponding bit in the **HIBIC** register.

7.3 Initialization and Configuration

The Hibernation module can be configured in several different combinations. The following sections show the recommended programming sequence for various scenarios. The examples below assume that a 32.768-kHz oscillator is used, and thus always show bit 2 (CLKSEL) of the **HIBCTL** register set to 1. If a 4.194304-MHz crystal is used instead, then the CLKSEL bit remains cleared. Because the Hibernation module runs at 32 kHz and is asynchronous to the rest of the system, software must allow a delay of $t_{\text{HIB}_\text{REG}_\text{WRITE}}$ after writes to certain registers (see "Register Access Timing" on page 115). The registers that require a delay are denoted with a footnote in Table 7-1 on page 119.

7.3.1 Initialization

The clock source must be enabled first, even if the RTC will not be used. If a 4.194304-MHz crystal is used, perform the following steps:

- 1. Write 0x40 to the **HIBCTL** register at offset 0x10 to enable the crystal and select the divide-by-128 input path.
- 2. Wait for a time of t_{XOSC_SETTLE} for the crystal to power up and stabilize before performing any other operations with the Hibernation module.

If a 32.678-kHz oscillator is used, then perform the following steps:

- 1. Write 0x44 to the **HIBCTL** register at offset 0x10 to enable the oscillator input.
- 2. No delay is necessary.

The above is only necessary when the entire system is initialized for the first time. If the processor is powered due to a wake from hibernation, then the Hibernation module has already been powered up and the above steps are not necessary. The software can detect that the Hibernation module and clock are already powered by examining the CLK32EN bit of the **HIBCTL** register.

7.3.2 RTC Match Functionality (No Hibernation)

The following steps are needed to use the RTC match functionality of the Hibernation module:

- 1. Write the required RTC match value to one of the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Set the required RTC match interrupt mask in the RTCALT0 and RTCALT1 bits (bits 1:0) in the HIBIM register at offset 0x014.
- 4. Write 0x0000.0041 to the HIBCTL register at offset 0x010 to enable the RTC to begin counting.

7.3.3 RTC Match/Wake-Up from Hibernation

The following steps are needed to use the RTC match and wake-up functionality of the Hibernation module:

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.

4. Set the RTC Match Wake-Up and start the hibernation sequence by writing 0x0000.004F to the **HIBCTL** register at offset 0x010.

7.3.4 External Wake-Up from Hibernation

The following steps are needed to use the Hibernation module with the external \overline{WAKE} pin as the wake-up source for the microcontroller:

- 1. Write any data to be retained during power cut to the **HIBDATA** register at offsets 0x030-0x12C.
- 2. Enable the external wake and start the hibernation sequence by writing 0x0000.0056 to the **HIBCTL** register at offset 0x010.

7.3.5 RTC/External Wake-Up from Hibernation

- 1. Write the required RTC match value to the **HIBRTCMn** registers at offset 0x004 or 0x008.
- 2. Write the required RTC load value to the **HIBRTCLD** register at offset 0x00C.
- 3. Write any data to be retained during power cut to the HIBDATA register at offsets 0x030-0x12C.
- 4. Set the RTC Match/External Wake-Up and start the hibernation sequence by writing 0x0000.005F to the **HIBCTL** register at offset 0x010.

7.4 Register Map

Table 7-1 on page 119 lists the Hibernation registers. All addresses given are relative to the Hibernation Module base address at 0x400F.C000.

Note: HIBRTCC, **HIBRTCM0**, **HIBRTCM1**, **HIBRTCLD**, **HIBRTCT**, and **HIBDATA** are on the Hibernation module clock domain and require a delay of t_{HIB_REG_WRITE} between write accesses. See "Register Access Timing" on page 115.

Offset	Name	Туре	Reset	Description	See page
0x000	HIBRTCC	RO	0x0000.0000	Hibernation RTC Counter	121
0x004	HIBRTCM0	R/W	0xFFFF.FFFF	Hibernation RTC Match 0	122
0x008	HIBRTCM1	R/W	0xFFFF.FFFF	Hibernation RTC Match 1	123
0x00C	HIBRTCLD	R/W	0xFFFF.FFFF	Hibernation RTC Load	124
0x010	HIBCTL	R/W	0x0000.0000	Hibernation Control	125
0x014	НІВІМ	R/W	0x0000.0000	Hibernation Interrupt Mask	127
0x018	HIBRIS	RO	0x0000.0000	Hibernation Raw Interrupt Status	128
0x01C	HIBMIS	RO	0x0000.0000	Hibernation Masked Interrupt Status	129
0x020	HIBIC	R/W1C	0x0000.0000	Hibernation Interrupt Clear	130
0x024	HIBRTCT	R/W	0x0000.7FFF	Hibernation RTC Trim	131
0x030- 0x12C	HIBDATA	R/W	0x0000.0000	Hibernation Data	132

Table 7-1. Hibernation Module Register Map

7.5 Register Descriptions

The remainder of this section lists and describes the Hibernation module registers, in numerical order by address offset.

Register 1: Hibernation RTC Counter (HIBRTCC), offset 0x000

This register is the current 32-bit value of the RTC counter.

Hibernation RTC Counter (HIBRTCC)

Base 0x400F.C000

Offset 0x000 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ĺ		1	1	1	r r			RT	CC							
L Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1				RT	CC					I		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	ription							
31:	0		RTCC		RO	0x0	000.000	RTC	Counter							
								A read	d returns	the 32-	bit count	er value	. This re	aister is	read-or	ılv. To

the 32-bit counter value. This register is read-only. To change the value, use the HIBRTCLD register.

Register 2: Hibernation RTC Match 0 (HIBRTCM0), offset 0x004

This register is the 32-bit match 0 register for the RTC counter.

Hibernation RTC Match 0 (HIBRTCM0)

Base 0x400F.C000

Offset 0x004 Type R/W, reset 0xFFF.FFFF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						RT	I CM0					I	I	
Type Reset	R/W 1	R/W	R/W 1	R/W 1	R/W	R/W	R/W	R/W 1	R/W	R/W	R/W 1	R/W	R/W	R/W	R/W	R/W
Reset	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1	1	·-	·····		1		Г СМ0	r –		· · ·		-	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31:	0		RTCM0		R/W	0xFF	FF.FFF	RTCI	Match 0							
								A writ	e loads t	he value	e into the	e RTC m	atch reg	jister.		

A read returns the current match value.

Register 3: Hibernation RTC Match 1 (HIBRTCM1), offset 0x008

This register is the 32-bit match 1 register for the RTC counter.

Hibernation RTC Match	1	(HIBRTCM1)
-----------------------	---	------------

Base 0x400F.C000 Offset 0x008 Type R/W, reset 0xFFF.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						RT	CM1	I	1			1		'
Type	R/W 1	R/W 1	R/W	R/W	R/W 1	R/W	R/W	R/W 1	R/W	R/W	R/W 1	R/W	R/W	R/W 1	R/W	R/W
Reset	-		1	1	-	1	1	·	-	1		1		•		1
I	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
					1			RT	CM1							
Туре	R/W	R/W 1	R/W	R/W	R/W 1	R/W	R/W	R/W 1	R/W	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W	R/W
Reset	1	I	I	I	I	I	I	I	I	I	I	I	I	I	I	I
					_	_	_	_								
Bit/F	ield		Name		Туре	ŀ	Reset	Descr	ription							
31:	:0		RTCM1		R/W	0xFF	FF.FFFF	RTC I	Match 1							
	A wri					A writ	e loads t	he value	e into the	e RTC m	atch reg	jister.				

A read returns the current match value.

Register 4: Hibernation RTC Load (HIBRTCLD), offset 0x00C

This register is the 32-bit value loaded into the RTC counter.

Hibernation RTC Load (HIBRTCLD)

Base 0x400F.C000 Offset 0x00C Type R/W, reset 0xFFF.FFFF

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						RT			1				1	1
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1 1				i i	RT			1				r	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1								
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:	0		RTCLD		R/W	0xFF	FF.FFFF	RTC I	Load							
								A writ	e loads t	he curre	ent value	into the	RTC co	ounter (R	TCC) .	

A read returns the 32-bit load value.

Register 5: Hibernation Control (HIBCTL), offset 0x010

This register is the control register for the Hibernation module.

Hibernation Control (HIBCTL)

Base 0x400F.C000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved			•	VABORT	CLK32EN	LOWBATEN	PINWEN	RTCWEN	CLKSEL	HIBREQ	RTCEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	8		reserved		RO		0x00	comp	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	value of	a reserv		
7		,	VABORT		R/W		0	Powe	r Cut Ab	ort Enab	le					
								0: Po	wer cut o	occurs du	uring a lo	ow-batte	ery alert			
								1: Po	wer cut i	s aborted	t					
6		(CLK32EN	I	R/W		0	32-k⊢	lz Oscilla	ator Enal	ole					
		0: Disabled														
		0: Disabled 1: Enabled														
								used,	then so	oe enabl ftware sh er up an	ould wa	ait 20 ms				
5		LC	OWBATE	N	R/W		0	Low E	Battery N	Ionitoring	g Enable	e				
								0: Dis	abled							
								1: Ena	abled							
								When	set, low	battery	voltage	detectio	n is ena	bled.		
4			PINWEN		R/W		0	Exter	nal WAKE	Pin Ena	able					
								0: Dis	abled							
								1: Ena	abled							
								When	set, an	external	event o	n the \overline{WA}	KE pin v	vill re-po	wer the	device.
3		F	RTCWEN	l	R/W		0	RTC	Nake-up	Enable						
		0: Disabled														
								1: Ena	abled							
								device		RTC ma on the R r 0 or 1.						

Bit/Field	Name	Туре	Reset	Description
2	CLKSEL	R/W	0	Hibernation Module Clock Select
				0: Use Divide by 128 output. Use this value for a 4-MHz crystal.
				1: Use raw output. Use this value for a 32-kHz oscillator.
1	HIBREQ	R/W	0	Hibernation Request
				0: Disabled
				1: Hibernation initiated
				After a wake-up event, this bit is cleared by hardware.
0	RTCEN	R/W	0	RTC Timer Enable
				0: Disabled
				1: Enabled

Register 6: Hibernation Interrupt Mask (HIBIM), offset 0x014

This register is the interrupt mask register for the Hibernation module interrupt sources.

Hibernation Interrupt Mask (HIBIM)

Base 0x400F.C000 Offset 0x014 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ		1	1 1		· ·			rese	rved			ì		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	erved		•			•	EXTW	LOWBAT	RTCALT1	RTCALT0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Resei	0	0	0	0	0	U	0	0	U	U	0	U	0	0	U	0
Bit/Fi	old		Name		Tuno		Reset	Descr	intion							
DIVE	eiu		Name		Туре	г	Resei	Desci	ιριιοπ							
31:	4		reserved		RO	0x0	00.000							erved bit		
									atibility w ved acro					a reserv	ed bit sh	ould be
								preser	veu acro	JSS a 16	au-moui	iy-wiile	operatio	л т .		
3			EXTW		R/W		0	Exterr	al Wake	-Up Inte	errupt M	ask				
								0: Mas	sked							
								1 · Unr	nasked							
								1. 011	nuoneu							
2		I	LOWBAT		R/W		0	Low B	attery Vo	oltage Ir	nterrupt	Mask				
								0: Ma	sked							
								1: Unr	nasked							
1		F	RTCALT1		R/W		0	RTC A	Nert1 Int	errupt N	lask					
								0: Mas	sked							
								1: Unr	nasked							
~		F		`			0			orment	look					
0		ŀ	RTCALTO)	R/W		0		Alert0 Int	errupt iv	lask					
								0: Ma	sked							
								1: Unr	nasked							

Register 7: Hibernation Raw Interrupt Status (HIBRIS), offset 0x018

This register is the raw interrupt status for the Hibernation module interrupt sources.

Hibernation Raw Interrupt Status (HIBRIS)

Base 0x400F.C000

Offset 0x018 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1	r r	r			rese	rved			1	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		1	rese	rved		1		1	1	EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31:			Name reserved		Type RO		Reset 00.0000	compa	are shou atibility w	ith futur/	e produ	ne value licts, the ify-write	value of	a reserv	•	
3			EXTW		RO		0	Exterr	nal Wake	e-Up Ra	w Interr	upt Statu	IS			
2			LOWBAT		RO		0	Low B	Battery V	oltage R	aw Inte	rrupt Sta	itus			
1			RTCALT1		RO		0	RTC A	Alert1 Ra	aw Interr	upt Sta	tus				
0			RTCALTO)	RO		0	RTC A	Alert0 Ra	aw Interr	upt Sta	tus				

Register 8: Hibernation Masked Interrupt Status (HIBMIS), offset 0x01C

This register is the masked interrupt status for the Hibernation module interrupt sources.

Hibernation Masked Interrupt Status (HIBMIS)

Base 0x400F.C000

Offset 0x01C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,	- I	1			rese	rved			1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	r I	Î	rese	rved		1		r	Ì	EXTW	LOWBAT	RTCALT1	RTCALT0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31			Name reserved		Type RO		Reset 00.0000		are shou			ne value			•	
								•	,		•	ify-write				
3	5		EXTW		RO		0	Exterr	nal Wake	e-Up Ma	sked In	terrupt S	tatus			
2	2		LOWBAT		RO		0	Low B	Battery V	oltage N	lasked	Interrupt	Status			
1			RTCALT1		RO		0	RTC A	Alert1 Ma	asked In	terrupt	Status				
0)		RTCALTO)	RO		0	RTC A	Alert0 Ma	asked In	terrupt	Status				

Register 9: Hibernation Interrupt Clear (HIBIC), offset 0x020

This register is the interrupt write-one-to-clear register for the Hibernation module interrupt sources.

Hibernation Interrupt Clear (HIBIC)

Base 0x400F.C000

Offset 0x020 Type R/W1C, reset 0x0000.0000

	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 I		1 1		1 1	rese	rved			ı	I	1	ſ	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	г т		т т 1	rese	rved					1	EXTW	LOWBAT	RTCALT1	RTCALT0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C	R/W1C 0	R/W1C 0
Reset	0	U	0	U	0	0	0	U	U	U	0	U	0	0	0	U
Bit/F	ield		Name		Туре	F	Reset	Descri	iption							
2.01					.)po	•		2000	puon							
31	:4		reserved		RO	0x0	00.0000	compa	atibility w	ith futur	e produ	cts, the			•	ride Iould be
3			EXTW		R/W1C		0	Exterr	al Wake	e-Up Ma	sked Int	errupt C	lear			
								Reads	s return a	an indete	erminate	e value.				
2		I	LOWBAT		R/W1C		0	Low B	attery V	oltage M	lasked I	nterrupt	Clear			
								Reads	s return a	an indete	erminate	e value.				
1		ſ	RTCALT1		R/W1C		0		Vort1 M	asked In	torrunt (Cloar				
I		Г	TUALIT		N/WIC		0				•					
								Reads	s return a	an indete	erminate	e value.				
0		F	RTCALT0		R/W1C		0	RTC A	Alert0 Ma	asked In	terrupt (Clear				
								Reads	return a	an indete	erminate	e value.				

Register 10: Hibernation RTC Trim (HIBRTCT), offset 0x024

This register contains the value that is used to trim the RTC clock predivider. It represents the computed underflow value that is used during the trim cycle. It is represented as $0x7FFF \pm N$ clock cycles.

Hibernation RTC Trim (HIBRTCT)

Base 0x400F.C000 Offset 0x024 Type R/W, reset 0x0000.7FFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			, ,		1			rese	rved	r				1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							1	TR	SIM I	1	1	•		1	1	'
Туре	R/W	R/W	R/W 1	R/W	R/W	R/W 1	R/W 1	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	I	I	I	I	1	1	I	1	I	I	I	1	I	I	I
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO	0	x0000	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
15	:0		TRIM		R/W	0:	x7FFF	RTC 1	Frim Valu	le						
												C prediv		2		

This value is loaded into the RTC predivider every 64 seconds. It is used to adjust the RTC rate to account for drift and inaccuracy in the clock source. The compensation is made by software by adjusting the default value of 0x7FFF up or down.

Register 11: Hibernation Data (HIBDATA), offset 0x030-0x12C

This address space is implemented as a 64x32-bit memory (256 bytes). It can be loaded by the system processor in order to store any non-volatile state data and will not lose power during a power cut operation.

Hibernation Data (HIBDATA)


Base 0x4 Offset 0x0 Type R/W	030-0x12	2C	, 00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	I	1	г <u>г</u>		1 I	R	TD							
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•	•			• •	R	rd	•	•			•	•	.
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:0		RTD		R/W	0x0	000.000	Hiberi	nation M	odule N	V Regist	ters[63:0]			

<u>查询"LM3S1138"供应商</u> 8 Internal Memory

The LM3S1138 microcontroller comes with 16 KB of bit-banded SRAM and 64 KB of flash memory. The flash controller provides a user-friendly interface, making flash programming a simple task. Flash protection can be applied to the flash memory on a 2-KB block basis.

8.1 Block Diagram

Figure 8-1. Flash Block Diagram



8.2 Functional Description

This section describes the functionality of both the flash and SRAM memories.

8.2.1 SRAM Memory

The internal SRAM of the Stellaris[®] devices is located at address 0x2000.0000 of the device memory map. To reduce the number of time consuming read-modify-write (RMW) operations, ARM has introduced *bit-banding* technology in the Cortex-M3 processor. With a bit-band-enabled processor, certain regions in the memory map (SRAM and peripheral space) can use address aliases to access individual bits in a single, atomic operation.

The bit-band alias is calculated by using the formula:

bit-band alias = bit-band base + (byte offset * 32) + (bit number * 4)

For example, if bit 3 at address 0x2000.1000 is to be modified, the bit-band alias is calculated as:

0x2200.0000 + (0x1000 * 32) + (3 * 4) = 0x2202.000C

With the alias address calculated, an instruction performing a read/write to address 0x2202.000C allows direct access to only bit 3 of the byte at address 0x2000.1000.

For details about bit-banding, please refer to Chapter 4, "Memory Map" in the *ARM*® *Cortex*™-*M*3 *Technical Reference Manual.*

8.2.2 Flash Memory

The flash is organized as a set of 1-KB blocks that can be individually erased. Erasing a block causes the entire contents of the block to be reset to all 1s. An individual 32-bit word can be programmed to change bits that are currently 1 to a 0. These blocks are paired into a set of 2-KB blocks that can be individually protected. The protection allows blocks to be marked as read-only or execute-only, providing different levels of code protection. Read-only blocks cannot be erased or programmed, protecting the contents of those blocks from being modified. Execute-only blocks cannot be erased or programmed, and can only be read by the controller instruction fetch mechanism, protecting the contents of those blocks from being read by either the controller or by a debugger.

See also "Serial Flash Loader" on page 445 for a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface.

8.2.2.1 Flash Memory Timing

The timing for the flash is automatically handled by the flash controller. However, in order to do so, it must know the clock rate of the system in order to time its internal signals properly. The number of clock cycles per microsecond must be provided to the flash controller for it to accomplish this timing. It is software's responsibility to keep the flash controller updated with this information via the **USec Reload (USECRL)** register.

On reset, the **USECRL** register is loaded with a value that configures the flash timing so that it works with the maximum clock rate of the part. If software changes the system operating frequency, the new operating frequency minus 1 (in MHz) must be loaded into **USECRL** before any flash modifications are attempted. For example, if the device is operating at a speed of 20 MHz, a value of 0x13 (20-1) must be written to the **USECRL** register.

8.2.2.2 Flash Memory Protection

The user is provided two forms of flash protection per 2-KB flash blocks in one pair of 32-bit wide registers. The protection policy for each form is controlled by individual bits (per policy per block) in the **FMPPEn** and **FMPREn** registers.

- Flash Memory Protection Program Enable (FMPPEn): If set, the block may be programmed (written) or erased. If cleared, the block may not be changed.
- Flash Memory Protection Read Enable (FMPREn): If set, the block may be executed or read by software or debuggers. If cleared, the block may only be executed. The contents of the memory block are prohibited from being accessed as data and traversing the DCode bus.

The policies may be combined as shown in Table 8-1 on page 135.

Table 8-1. Flash Protection Policy Combinations

FMPPEn	FMPREn	Protection
0	0	Execute-only protection. The block may only be executed and may not be written or erased. This mode is used to protect code.
1	0	The block may be written, erased or executed, but not read. This combination is unlikely to be used.
0	1	Read-only protection. The block may be read or executed but may not be written or erased. This mode is used to lock the block from further modification while allowing any read or execute access.
1	1	No protection. The block may be written, erased, executed or read.

An access that attempts to program or erase a PE-protected block is prohibited. A controller interrupt may be optionally generated (by setting the AMASK bit in the **FIM** register) to alert software developers of poorly behaving software during the development and debug phases.

An access that attempts to read an RE-protected block is prohibited. Such accesses return data filled with all 0s. A controller interrupt may be optionally generated to alert software developers of poorly behaving software during the development and debug phases.

The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This implements a policy of open access and programmability. The register bits may be changed by writing the specific register bit. The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. Details on programming these bits are discussed in "Nonvolatile Register Programming" on page 136.

8.3 Flash Memory Initialization and Configuration

8.3.1 Flash Programming

The Stellaris[®] devices provide a user-friendly interface for flash programming. All erase/program operations are handled via three registers: **FMA**, **FMD**, and **FMC**.

8.3.1.1 To program a 32-bit word

- 1. Write source data to the **FMD** register.
- 2. Write the target address to the FMA register.
- 3. Write the flash write key and the WRITE bit (a value of 0xA442.0001) to the FMC register.
- 4. Poll the **FMC** register until the WRITE bit is cleared.

8.3.1.2 To perform an erase of a 1-KB page

- 1. Write the page address to the **FMA** register.
- 2. Write the flash write key and the ERASE bit (a value of 0xA442.0002) to the **FMC** register.
- 3. Poll the **FMC** register until the **ERASE** bit is cleared.

8.3.1.3 To perform a mass erase of the flash

- 1. Write the flash write key and the MERASE bit (a value of 0xA442.0004) to the **FMC** register.
- 2. Poll the FMC register until the MERASE bit is cleared.

8.3.2 Nonvolatile Register Programming

This section discusses how to update registers that are resident within the flash memory itself. These registers exist in a separate space from the main flash array and are not affected by an ERASE or MASS ERASE operation. These nonvolatile registers are updated by using the COMT bit in the **FMC** register to activate a write operation. For the **USER_DBG** register, the data to be written must be loaded into the **FMD** register before it is "committed". All other registers are R/W and can have their operation tried before committing them to nonvolatile memory.

Important: These registers can only have bits changed from 1 to 0 by the user and there is no mechanism for the user to erase them back to a 1 value.

In addition, the **USER_REG0**, **USER_REG1**, and **USER_DBG** use bit 31 (NW) of their respective registers to indicate that they are available for user write. These three registers can only be written once whereas the flash protection registers may be written multiple times. Table 8-2 on page 136 provides the FMA address required for commitment of each of the registers and the source of the data to be written when the COMT bit of the **FMC** register is written with a value of 0xA442.0008. After writing the COMT bit, the user may poll the **FMC** register to wait for the commit operation to complete.

Register to be Committed	FMA Value	Data Source
FMPRE0	0x0000.0000	FMPRE0
FMPRE1	0x0000.0002	FMPRE1
FMPRE2	0x0000.0004	FMPRE2
FMPRE3	0x0000.0008	FMPRE3
FMPPE0	0x0000.0001	FMPPE0
FMPPE1	0x0000.0003	FMPPE1
FMPPE2	0x0000.0005	FMPPE2
FMPPE3	0x0000.0007	FMPPE3
USER_REG0	0x8000.0000	USER_REG0
USER_REG1	0x8000.0001	USER_REG1
USER_DBG	0x7510.0000	FMD

Table 8-2. Flash Resident Registers^a

a. Which FMPREn and FMPPEn registers are available depend on the flash size of your particular Stellaris® device.

8.4 Register Map

Table 8-3 on page 136 lists the Flash memory and control registers. The offset listed is a hexadecimal increment to the register's address. The **FMA**, **FMD**, **FMC**, **FCRIS**, **FCIM**, and **FCMISC** registers are relative to the Flash control base address of 0x400F.D000. The **FMPREn**, **FMPPEn**, **USECRL**, **USER_DBG**, and **USER_REGn** registers are relative to the System Control base address of 0x400F.E000.

Table	8-3.	Flash	Register	Мар
-------	------	-------	----------	-----

Offset	Name	Туре	Reset	Description	See page
Flash Cor	ntrol Offset				
0x000	FMA	R/W	0x0000.0000	Flash Memory Address	138

Offset	Name	Туре	Reset	Description	See page
0x004	FMD	R/W	0x0000.0000	Flash Memory Data	139
0x008	FMC	R/W	0x0000.0000	Flash Memory Control	140
0x00C	FCRIS	RO	0x0000.0000	Flash Controller Raw Interrupt Status	142
0x010	FCIM	R/W	0x0000.0000	Flash Controller Interrupt Mask	143
0x014	FCMISC	R/W1C	0x0000.0000	Flash Controller Masked Interrupt Status and Clear	144
System C	ontrol Offset				
0x130	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	146
0x200	FMPRE0	R/W	0xFFFF.FFFF	Flash Memory Protection Read Enable 0	146
0x134	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	147
0x400	FMPPE0	R/W	0xFFFF.FFFF	Flash Memory Protection Program Enable 0	147
0x140	USECRL	R/W	0x31	USec Reload	145
0x1D0	USER_DBG	R/W	0xFFFF.FFFE	User Debug	148
0x1E0	USER_REG0	R/W	0xFFFF.FFFF	User Register 0	149
0x1E4	USER_REG1	R/W	0xFFFF.FFFF	User Register 1	150
0x204	FMPRE1	R/W	0x0000.0000	Flash Memory Protection Read Enable 1	151
0x208	FMPRE2	R/W	0x0000.0000	Flash Memory Protection Read Enable 2	152
0x20C	FMPRE3	R/W	0x0000.0000	Flash Memory Protection Read Enable 3	153
0x404	FMPPE1	R/W	0x0000.0000	Flash Memory Protection Program Enable 1	154
0x408	FMPPE2	R/W	0x0000.0000	Flash Memory Protection Program Enable 2	155
0x40C	FMPPE3	R/W	0x0000.0000	Flash Memory Protection Program Enable 3	156

8.5 Flash Register Descriptions (Flash Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the Flash control base address of 0x400F.D000.

Register 1: Flash Memory Address (FMA), offset 0x000

During a write operation, this register contains a 4-byte-aligned address and specifies where the data is written. During erase operations, this register contains a 1 KB-aligned address and specifies which page is erased. Note that the alignment requirements must be met by software or the results of the operation are unpredictable.

Flash Memory Address (FMA)

Base 0x400F.D000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r		1	rese	rved	1		1	1	r	1	r i
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			1	OFF	SET	1		I	1	I	I	•
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	Bit/Field		Name		Туре	vpe Reset		Descr	Description							
31:	16		reserved	I	RO		0x0	compa	atibility v	vith futur	e produ		alue of	a reserv	To prov ved bit sh	
15	:0		OFFSET	-	R/W		0x0	Addre	ss Offse	et						
								Addre	ss offse	t in flash	where	operatio	n is perfe	ormed.	except fo	or

Address offset in flash where operation is performed, except for nonvolatile registers (see "Nonvolatile Register Programming" on page 136 for details on values for this field).

Register 2: Flash Memory Data (FMD), offset 0x004

This register contains the data to be written during the programming cycle or read during the read cycle. Note that the contents of this register are undefined for a read access of an execute-only block. This register is not used during the erase cycles.

Flash M Base 0x4 Offset 0x0 Type R/M	00F.D00	0															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		I	1	ſ	r r 1		ì	T DA	TA I	I	1	ſ	1	Ĩ	I	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		T	1	ſ	г т 1		T	DA	I ATA	I	1	ſ	1	1	I		
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Field		Name			Туре	Reset		Descr	iption								
31:0		DATA		R/W		0x0	Data	Data Value									
							Data value for write operation.										

Register 3: Flash Memory Control (FMC), offset 0x008

When this register is written, the flash controller initiates the appropriate access cycle for the location specified by the **Flash Memory Address (FMA)** register (see page 138). If the access is a write access, the data contained in the **Flash Memory Data (FMD)** register (see page 139) is written.

This is the final register written and initiates the memory operation. There are four control bits in the lower byte of this register that, when set, initiate the memory operation. The most used of these register bits are the ERASE and WRITE bits.

It is a programming error to write multiple control bits and the results of such an operation are unpredictable.

Flash Memory Control (FMC)

Base 0x400F.D000

Offset 0x008 Type R/W, reset 0x0000.0000

Type R/W	/, reset (0x0000.0	000																	
-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		T	1 1		т т		T	WR	KEY	1 1		I		1 1						
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0				
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		1				res	erved	•					СОМТ	MERASE	ERASE	WRITE				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0				
Bit/F	ield		Name				Reset	Descr	Description											
31:	16		WRKEY		WO		0x0	Flash	Flash Write Key											
		This field contains a w of accidental flash writ field for a write to occu value are ignored. A re								es. The Ir. Write	value 0 s to the l	xA442 m F MC reg	nust be w gister with	ritten in hout this	to this					
15:	4		reserved				0x0	compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.											
3			COMT				0	Comn	Commit Register Value											
									Commit (write) of register value to nonvolatile storage. A write of 0 has no effect on the state of this bit.											
								If read, the state of the previous commit access is provided. If the previous commit access is complete, a 0 is returned; otherwise, if the commit access is not complete, a 1 is returned.												
								This c	an take	up to 50	μs.									
2			MERASE		R/W		0	Mass	Mass Erase Flash Memory											
										et, the flas no effect				levice is	all erase	ed. A				
								previo	us mas	ate of the s erase a mass era	access i	s comple	ete, a 0 i	s returne	ed; other	wise, if				
								This c	an take	up to 25	0 ms.									

Bit/Field	Name	Туре	Reset	Description
1	ERASE	R/W	0	Erase a Page of Flash Memory
				If this bit is set, the page of flash main memory as specified by the contents of FMA is erased. A write of 0 has no effect on the state of this bit.
				If read, the state of the previous erase access is provided. If the previous erase access is complete, a 0 is returned; otherwise, if the previous erase access is not complete, a 1 is returned.
				This can take up to 25 ms.
0	WRITE	R/W	0	Write a Word into Flash Memory
				If this bit is set, the data stored in FMD is written into the location as specified by the contents of FMA . A write of 0 has no effect on the state of this bit.
				If read, the state of the previous write update is provided. If the previous write access is complete, a 0 is returned; otherwise, if the write access is not complete, a 1 is returned.
				This can take up to 50 up

This can take up to 50 µs.

Register 4: Flash Controller Raw Interrupt Status (FCRIS), offset 0x00C

This register indicates that the flash controller has an interrupt condition. An interrupt is only signaled if the corresponding **FCIM** register bit is set.

Flash Controller Raw Interrupt Status (FCRIS)

Base 0x400F.D000 Offset 0x00C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		г г		1	rese	rved	Î I		ì	I	1	1	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei												-				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					1		rese	erved	1						PRIS	ARIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	it/Field Name Type Reset Des								iption							
31	31:2 reserved				RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
1			PRIS		RO		0	Progra	amming	Raw Inte	errupt S	tatus				
								progra not co	amming mpletec ated thre	tes the c cycle co I. Progra ough the	mpleted	; if clear cycles ar	ed, the p re either	orogram write or	ming cyo erase a	cle has
0	0 ARIS			RO		0	Acces	s Raw I	nterrupt	Status						
								tried to Prote Progr	access ction R am Ena	es if the f the flash ead Ena ble (FM	n counte ble (FM PPEn) r	r to the p PREn) a egisters.	olicy as and Flas	set in the h Memo	e Flash M ory Prot	lemory ection

to improperly access the flash.

Register 5: Flash Controller Interrupt Mask (FCIM), offset 0x010

This register controls whether the flash controller generates interrupts to the controller.

Flash Controller Interrupt Mask (FCIM)
Base 0x400F.D000 Offset 0x010 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	т т				1	rese	rved					1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[1	· ·		· · ·		res	erved						Ì	PMASK	AMASK		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/Fi 31:		d Name Type Reset reserved RO 0x00							Description Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
1			PMASK		R/W		0	This b to the to the	Programming Interrupt Mask This bit controls the reporting of the programming raw interrupt status to the controller. If set, a programming-generated interrupt is promoted to the controller. Otherwise, interrupts are recorded but suppressed from the controller.									
0	AMASK R/W 0						0	This b	Access Interrupt Mask This bit controls the reporting of the access raw interrupt status to the controller. If set, an access-generated interrupt is promoted to the									
								controller. Otherwise, interrupts are recorded but suppressed from the controller.										

Register 6: Flash Controller Masked Interrupt Status and Clear (FCMISC), offset 0x014

This register provides two functions. First, it reports the cause of an interrupt by indicating which interrupt source or sources are signalling the interrupt. Second, it serves as the method to clear the interrupt reporting.

Flash Controller Masked Interrupt Status and Clear (FCMISC) Base 0x400F.D000 Offset 0x014 Type R/W1C, reset 0x0000.0000

11	-,																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
[1	Ì	I	1 1 1		1	reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	1	, , ,		res	erved		1		r	r r		PMISC	AMISC		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0		
Bit/F	ield		Name		Туре		Reset	Descri	Description									
31:	31:2 reserved		1	RO		0x00	compa	atibility v	vith futur	e produ	cts, the v	of a reservalue of a reservalue of a	a reserv	•				
1			PMISC		R/W1C		0	Progra	Programming Masked Interrupt Status and Clear									
								progra by writ	This bit indicates whether an interrupt was signaled because a programming cycle completed and was not masked. This bit is cleared by writing a 1. The PRIS bit in the FCRIS register (see page 142) is also cleared when the PMISC bit is cleared.									
0			R/W1C		0	Acces	s Maske	ed Interru	upt Stat	us and C	lear							
								acces a 1. Th	s was at	tempted	and was	s not mas	as signal sked. This is also c	s bit is c	leared b	y writing		

8.6 Flash Register Descriptions (System Control Offset)

The remainder of this section lists and describes the Flash Memory registers, in numerical order by address offset. Registers in this section are relative to the System Control base address of 0x400F.E000.

USec Reload (USECRL)

Register 7: USec Reload (USECRL), offset 0x140

Note: Offset is relative to System Control base address of 0x400F.E000

This register is provided as a means of creating a 1-µs tick divider reload value for the flash controller. The internal flash has specific minimum and maximum requirements on the length of time the high voltage write pulse can be applied. It is required that this register contain the operating frequency (in MHz -1) whenever the flash is being erased or programmed. The user is required to change this value if the clocking conditions are changed for a flash erase/program operation.

Base 0x4 Offset 0x Type R/W	140															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		1		1	rese	rved	1					1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		1	T		l I		US	EC		I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		USEC		R/W		0x31	Micros	second I	Reload V	/alue					
									1 of the ammed.	controlle	er clock	when the	e flash is	being e	erased o	r
								USEC	should b	e set to (0x31 (50	MHz) wl	henever	the flash	n is being	gerased

or programmed.

Register 8: Flash Memory Protection Read Enable 0 (FMPRE0), offset 0x130 and 0x200


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 0 (FMPRE0)

Base 0x400F.D000 Offset 0x130 and 0x200 Type R/W, reset 0xFFFF.FFFF



Value Description

0xFFFFFFF Enables 64 KB of flash.

Register 9: Flash Memory Protection Program Enable 0 (FMPPE0), offset 0x134 and 0x400


Note: This register is aliased for backwards compatability.

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 0 (FMPPE0)

Base 0x400F.D000 Offset 0x134 and 0x400 Type R/W, reset 0xFFF.FFFF



Value Description

0xFFFFFFF Enables 64 KB of flash.

Register 10: User Debug (USER_DBG), offset 0x1D0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides a write-once mechanism to disable external debugger access to the device in addition to 27 additional bits of user-defined data. The DBG0 bit (bit 0) is set to 0 from the factory and the DBG1 bit (bit 1) is set to 1, which enables external debuggers. Changing the DBG1 bit to 0 disables any external debugger access to the device permanently, starting with the next power-up cycle of the device. The NOTWRITTEN bit (bit 31) indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once.

User Do Base 0x4 Offset 0x Type R/M	00F.E000 1D0) _	-													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		1	I	r r		<u>г г</u>		DATA	1			1	1	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	T	Ι	г т 1		DAT	A	1 1 1	1					DBG1	DBG0
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	0
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
3	1		NW		R/W		1	User	Debug N	ot Writte	'n					
Ū							·		fies that			d has no	t been w	ritten.		
30	:2		DATA		R/W	0x1F	FFFFFF	User I	Data							
								Canta	ins the u			This field	-l :- :-:•!-			
									e written		i value.	This lied		ilized to	an is ai	
1			DBG1		R/W		1	Debu	g Control	1						
								The D	BG1 bit r	nust be	1 and D	BG0 mus	st be 0 fo	or debug	to be av	/ailable.
0)		DBG0		R/W		0	Debu	g Control	0						
								The D	BG1 bit r	nust be	1 and DI	BG0 mus	st be 0 fo	or debug	to be av	/ailable.

Register 11: User Register 0 (USER_REG0), offset 0x1E0

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 0 (USER_REG0)

Base 0x400F.E000 Offset 0x1E0

Type R/W, reset 0xFFFF.FFFF

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, 10001 0		••													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		1 1	· · · · ·	r		· ·		DATA		1				1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1		I		1 1	D	ATA		1				1	•
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Desci	ription							
31	I		NW		R/W		1	Not V	Vritten							
								Speci	fies that	this 32-l	bit dword	d has no	t been w	ritten.		
30:	0		DATA		R/W	0x7F	FFFFFF	User	Data							
									ains the u be written		a value.	This field	t is initia	lized to	all 1s ar	nd can

Register 12: User Register 1 (USER_REG1), offset 0x1E4

Note: Offset is relative to System Control base address of 0x400FE000.

This register provides 31 bits of user-defined data that is non-volatile and can only be written once. Bit 31 indicates that the register is available to be written and is controlled through hardware to ensure that the register is only written once. The write-once characteristics of this register are useful for keeping static information like communication addresses that need to be unique per part and would otherwise require an external EEPROM or other non-volatile device.

User Register 1 (USER_REG1)

Base 0x400F.E000 Offset 0x1E4

Type R/W, reset 0xFFFF.FFFF

,	,															
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	NW		1 1				1 1		DATA	[ſ	I I	1	1	1	1
Type Reset	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1	R/W	R/W 1	R/W 1	R/W 1
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		r r		<u>і і</u>	DA	ATA	r	r	r	ı ı	1	1	1
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1
Bit/F	ield		Name		Туре	F	Reset	Descr	ription							
31	1		NW		R/W		1	Not W	/ritten							
								Speci	fies that	this 32-I	oit dword	d has no	t been v	vritten.		
30:	0		DATA		R/W	0x7F	FFFFFF	User	Data							
									ains the u be writter		a value.	This field	d is initia	alized to	all 1s ar	nd can

Register 13: Flash Memory Protection Read Enable 1 (FMPRE1), offset 0x204

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 1 (FMPRE1) Base 0x400F.E000 Offset 0x204

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1 1	READ_	ENABLE			1	1	1		
Type	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W 0	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	U	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			1 1	READ_	ENABLE		ſ	1	1	I	ſ	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:0	REA	D_ENA	BLE	R/W	0x0	0000000	Flash	Read Er	nable						
								Enabl	es 2-KB	flash blo	ocks to b	e execu	ted or re	ad. The	policies	may be

Enables 2-KB flash blocks to be executed or read. The policies may be combined as shown in the table "Flash Protection Policy Combinations".

Value Description

Register 14: Flash Memory Protection Read Enable 2 (FMPRE2), offset 0x208

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (**FMPPEn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 2 (FMPRE2) Base 0x400F.E000 Offset 0x208

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1	· · ·		1 1	READ_	I ENABLE				1	1		
І Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	r	1	r r		1 1	READ_	ENABLE		ſ			1	r	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
21.	.0					0.00	000000	Floop		aabla						
31:	0	REA	D_ENA	BLE	R/W	UXU	000000	Flash	Read Er	lable						
								Enabl	es 2-KB	flash blo	ocks to b	e execu	ted or re	ead. The	policies	may be

combined as shown in the table "Flash Protection Policy Combinations".

Value Description

Register 15: Flash Memory Protection Read Enable 3 (FMPRE3), offset 0x20C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the read-only protection bits for each 2-KB flash block (FMPPEn stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the FMPREn and FMPPEn registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Read Enable 3 (FMPRE3) Base 0x400F.E000 Offset 0x20C

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	Ĩ		1 1	READ_I	ENABLE		1	1	I -	1	1	
І Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	r	1	 		1 1	READ_I	ENABLE		r	1	I I	1	r	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:	:0	REA	D_ENA	BLE	R/W	0x0	0000000	Flash	Read Er	nable						
								Enabl	es 2-KB	flash blo	ocks to b	e execu	ted or re	ad. The	policies	may be

combined as shown in the table "Flash Protection Policy Combinations".

Value Description

Register 16: Flash Memory Protection Program Enable 1 (FMPPE1), offset 0x404

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 1 (FMPPE1) Base 0x400F.E000 Offset 0x404

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1	I	1 1		г г	PROG_	ENABLE		1	1	1	r	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	I	, , ,		r r	PROG_	ENABLE		1	1	r 1		1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption							
31:	0	PRC	G_ENA	BLE	R/W	0x0	0000000	Flash	Program	nming E	nable					
									gures 2-ł ned as s							

Value Description

Register 17: Flash Memory Protection Program Enable 2 (FMPPE2), offset 0x408

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 2 (FMPPE2) Base 0x400F.E000 Offset 0x408

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			і I	PROG_	I ENABLE			1	1	1	T	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		1			i i	PROG_	ENABLE			I		Í	1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W								
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:	:0	PRO	G_ENA	BLE	R/W	0x0	0000000	Flash	Progran	nming Ei	nable					
									gures 2-ł ined as s							

Value Description

Register 18: Flash Memory Protection Program Enable 3 (FMPPE3), offset 0x40C

Note: Offset is relative to System Control base address of 0x400FE000.

This register stores the execute-only protection bits for each 2-KB flash block (**FMPREn** stores the execute-only bits). This register is loaded during the power-on reset sequence. The factory settings for the **FMPREn** and **FMPPEn** registers are a value of 1 for all implemented banks. This achieves a policy of open access and programmability. The register bits may be changed by writing the specific register bit. However, this register is R/W0; the user can only change the protection bit from a 1 to a 0 (and may NOT change a 0 to a 1). The changes are not permanent until the register is committed (saved), at which point the bit change is permanent. If a bit is changed from a 1 to a 0 and not committed, it may be restored by executing a power-on reset sequence. For additional information, see the "Flash Memory Protection" section.

Flash Memory Protection Program Enable 3 (FMPPE3) Base 0x400F.E000 Offset 0x40C

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			і I	PROG_	ENABLE			1 1		r	1	
І Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	r r		1 1	PROG_	ENABLE						1	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:0	PRC	G_ENA	BLE	R/W	0x0	0000000	Flash	Program	nming E	nable					
												to be exe e "Flash I				

Value Description

9 General-Purpose Input/Outputs (GPIOs)

The GPIO module is composed of eight physical GPIO blocks, each corresponding to an individual GPIO port (Port A, Port B, Port C, Port D, Port E, Port F, Port G, and Port H). The GPIO module is FiRM-compliant and supports 9-46 programmable input/output pins, depending on the peripherals being used.

The GPIO module has the following features:

- Programmable control for GPIO interrupts
 - Interrupt generation masking
 - Edge-triggered on rising, falling, or both
 - Level-sensitive on High or Low values
- 5-V-tolerant input/outputs
- Bit masking in both read and write operations through address lines
- Programmable control for GPIO pad configuration
 - Weak pull-up or pull-down resistors
 - 2-mA, 4-mA, and 8-mA pad drive
 - Slew rate control for the 8-mA drive
 - Open drain enables
 - Digital input enables

9.1 Functional Description

Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Each GPIO port is a separate hardware instantiation of the same physical block. The LM3S1138 microcontroller contains eight ports and thus eight of these physical GPIO blocks.

9.1.1 Data Control

The data control registers allow software to configure the operational modes of the GPIOs. The data direction register configures the GPIO as an input or an output while the data register either captures incoming data or drives it out to the pads.

9.1.1.1 Data Direction Operation

The **GPIO Direction (GPIODIR)** register (see page 165) is used to configure each individual pin as an input or output. When the data direction bit is set to 0, the GPIO is configured as an input and the corresponding data register bit will capture and store the value on the GPIO port. When the data

direction bit is set to 1, the GPIO is configured as an output and the corresponding data register bit will be driven out on the GPIO port.


9.1.1.2 Data Register Operation

To aid in the efficiency of software, the GPIO ports allow for the modification of individual bits in the **GPIO Data (GPIODATA)** register (see page 164) by using bits [9:2] of the address bus as a mask. This allows software drivers to modify individual GPIO pins in a single instruction, without affecting the state of the other pins. This is in contrast to the "typical" method of doing a read-modify-write operation to set or clear an individual GPIO pin. To accommodate this feature, the **GPIODATA** register covers 256 locations in the memory map.

During a write, if the address bit associated with that data bit is set to 1, the value of the **GPIODATA** register is altered. If it is cleared to 0, it is left unchanged.


For example, writing a value of 0xEB to the address GPIODATA + 0x098 would yield as shown in Figure 9-1 on page 158, where u is data unchanged by the write.

Figure 9-1. GPIODATA Write Example



During a read, if the address bit associated with the data bit is set to 1, the value is read. If the address bit associated with the data bit is set to 0, it is read as a zero, regardless of its actual value. For example, reading address GPIODATA + 0x0C4 yields as shown in Figure 9-2 on page 158.

Figure 9-2. GPIODATA Read Example



9.1.2 Interrupt Control

The interrupt capabilities of each GPIO port are controlled by a set of seven registers. With these registers, it is possible to select the source of the interrupt, its polarity, and the edge properties. When one or more GPIO inputs cause an interrupt, a single interrupt output is sent to the interrupt controller for the entire GPIO port. For edge-triggered interrupts, software must clear the interrupt to enable any further interrupts. For a level-sensitive interrupt, it is assumed that the external source holds the level constant for the interrupt to be recognized by the controller.

Three registers are required to define the edge or sense that causes interrupts:

- **GPIO Interrupt Sense (GPIOIS)** register (see page 166)
- GPIO Interrupt Both Edges (GPIOIBE) register (see page 167)
- **GPIO Interrupt Event (GPIOIEV)** register (see page 168)

Interrupts are enabled/disabled via the GPIO Interrupt Mask (GPIOIM) register (see page 169).

When an interrupt condition occurs, the state of the interrupt signal can be viewed in two locations: the **GPIO Raw Interrupt Status (GPIORIS)** and **GPIO Masked Interrupt Status (GPIOMIS)** registers (see page 170 and page 171). As the name implies, the **GPIOMIS** register only shows interrupt conditions that are allowed to be passed to the controller. The **GPIORIS** register indicates that a GPIO pin meets the conditions for an interrupt, but has not necessarily been sent to the controller.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

Interrupts are cleared by writing a 1 to the GPIO Interrupt Clear (GPIOICR) register (see page 172).

When programming the following interrupt control registers, the interrupts should be masked (**GPIOIM** set to 0). Writing any value to an interrupt control register (**GPIOIS**, **GPIOIBE**, or **GPIOIEV**) can generate a spurious interrupt if the corresponding bits are enabled.

9.1.3 Mode Control

The GPIO pins can be controlled by either hardware or software. When hardware control is enabled via the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 173), the pin state is controlled by its alternate function (that is, the peripheral). Software control corresponds to GPIO mode, where the **GPIODATA** register is used to read/write the corresponding pins.

9.1.4 Commit Control

The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 173) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 183) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 184) have been set to 1.

9.1.5 Pad Control

The pad control registers allow for GPIO pad configuration by software based on the application requirements. The pad control registers include the **GPIODR2R**, **GPIODR4R**, **GPIODR8R**, **GPIOODR**, **GPIOPUR**, **GPIOPDR**, **GPIOSLR**, and **GPIODEN** registers.

9.1.6 Identification

The identification registers configured at reset allow software to detect and identify the module as a GPIO block. The identification registers include the **GPIOPeriphID0-GPIOPeriphID7** registers as well as the **GPIOPCeIIID0-GPIOPCeIIID3** registers.

9.2 Initialization and Configuration

To use the GPIO, the peripheral clock must be enabled by setting the appropriate GPIO Port bit field (GPIOn) in the **RCGC2** register.

On reset, all GPIO pins (except for the five JTAG pins) are configured out of reset to be undriven (tristate): **GPIOAFSEL**=0, **GPIODEN**=0, **GPIOPDR**=0, and **GPIOPUR**=0. Table 9-1 on page 160 shows all possible configurations of the GPIO pads and the control register settings required to achieve them. Table 9-2 on page 160 shows how a rising edge interrupt would be configured for pin 2 of a GPIO port.

Configuration	GPIO Reg	gister Bit V	alue ^a							
	AFSEL	DIR	ODR	DEN	PUR	PDR	DR2R	DR4R	DR8R	SLR
Digital Input (GPIO)	0	0	0	1	?	?	Х	Х	Х	X
Digital Output (GPIO)	0	1	0	1	?	?	?	?	?	?
Open Drain Input (GPIO)	0	0	1	1	X	Х	X	X	X	X
Open Drain Output (GPIO)	0	1	1	1	X	X	?	?	?	?
Open Drain Input/Output (I ² C)	1	X	1	1	X	Х	?	?	?	?
Digital Input (Timer CCP)	1	X	0	1	?	?	X	X	X	X
Digital Output (Timer PWM)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (SSI)	1	X	0	1	?	?	?	?	?	?
Digital Input/Output (UART)	1	X	0	1	?	?	?	?	?	?
Analog Input (Comparator)	0	0	0	0	0	0	X	X	X	X
Digital Output (Comparator)	1	X	0	1	?	?	?	?	?	?

a. X=Ignored (don't care bit)

?=Can be either 0 or 1, depending on the configuration

Table 9-2. GPIO Interrupt Configuration Example

Register		Pin 2 Bit Val	ue ^a						
E 1	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIS	0=edge 1=level	X	x	x	x	X	0	х	Х

Register		Pin 2 Bit Val	lue ^a						
	Interrupt Event Trigger	7	6	5	4	3	2	1	0
GPIOIBE	0=single edge 1=both edges	Х	X	X	X	Х	0	Х	X
GPIOIEV	0=Low level, or negative edge 1=High level, or positive edge		X	X	X	X	1	X	X
GPIOIM	0=masked 1=not masked	0	0	0	0	0	1	0	0

a. X=Ignored (don't care bit)

9.3 Register Map

Table 9-3 on page 162 lists the GPIO registers. The offset listed is a hexadecimal increment to the register's address, relative to that GPIO port's base address:

- GPIO Port A: 0x4000.4000
- GPIO Port B: 0x4000.5000
- GPIO Port C: 0x4000.6000
- GPIO Port D: 0x4000.7000
- GPIO Port E: 0x4002.4000
- GPIO Port F: 0x4002.5000
- GPIO Port G: 0x4002.6000
- GPIO Port H: 0x4002.7000

Important: The GPIO registers in this chapter are duplicated in each GPIO block, however, depending on the block, all eight bits may not be connected to a GPIO pad. In those cases, writing to those unconnected bits has no effect and reading those unconnected bits returns no meaningful data.

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

The default register type for the **GPIOCR** register is RO for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins are currently the only

GPIOs that are protected by the **GPIOCR** register. Because of this, the register type for GPIO Port B7 and GPIO Port C[3:0] is R/W.

The default reset value for the **GPIOCR** register is 0x0000.00FF for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). To ensure that the JTAG port is not accidentally programmed as a GPIO, these five pins default to non-commitable. Because of this, the default reset value of **GPIOCR** for GPIO Port B is 0x0000.007F while the default reset value of **GPIOCR** for Port C is 0x0000.00F0.

Table 9-3. GPIO Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPIODATA	R/W	0x0000.0000	GPIO Data	164
0x400	GPIODIR	R/W	0x0000.0000	GPIO Direction	165
0x404	GPIOIS	R/W	0x0000.0000	GPIO Interrupt Sense	166
0x408	GPIOIBE	R/W	0x0000.0000	GPIO Interrupt Both Edges	167
0x40C	GPIOIEV	R/W	0x0000.0000	GPIO Interrupt Event	168
0x410	GPIOIM	R/W	0x0000.0000	GPIO Interrupt Mask	169
0x414	GPIORIS	RO	0x0000.0000	GPIO Raw Interrupt Status	170
0x418	GPIOMIS	RO	0x0000.0000	GPIO Masked Interrupt Status	171
0x41C	GPIOICR	W1C	0x0000.0000	GPIO Interrupt Clear	172
0x420	GPIOAFSEL	R/W	-	GPIO Alternate Function Select	173
0x500	GPIODR2R	R/W	0x0000.00FF	GPIO 2-mA Drive Select	175
0x504	GPIODR4R	R/W	0x0000.0000	GPIO 4-mA Drive Select	176
0x508	GPIODR8R	R/W	0x0000.0000	GPIO 8-mA Drive Select	177
0x50C	GPIOODR	R/W	0x0000.0000	GPIO Open Drain Select	178
0x510	GPIOPUR	R/W	-	GPIO Pull-Up Select	179
0x514	GPIOPDR	R/W	0x0000.0000	GPIO Pull-Down Select	180
0x518	GPIOSLR	R/W	0x0000.0000	GPIO Slew Rate Control Select	181
0x51C	GPIODEN	R/W	-	GPIO Digital Enable	182
0x520	GPIOLOCK	R/W	0x0000.0001	GPIO Lock	183
0x524	GPIOCR	-	-	GPIO Commit	184
0xFD0	GPIOPeriphID4	RO	0x0000.0000	GPIO Peripheral Identification 4	186
0xFD4	GPIOPeriphID5	RO	0x0000.0000	GPIO Peripheral Identification 5	187
0xFD8	GPIOPeriphID6	RO	0x0000.0000	GPIO Peripheral Identification 6	188
0xFDC	GPIOPeriphID7	RO	0x0000.0000	GPIO Peripheral Identification 7	189
0xFE0	GPIOPeriphID0	RO	0x0000.0061	GPIO Peripheral Identification 0	190
0xFE4	GPIOPeriphID1	RO	0x0000.0000	GPIO Peripheral Identification 1	191

Offset	Name	Туре	Reset	Description	See page
0xFE8	GPIOPeriphID2	RO	0x0000.0018	GPIO Peripheral Identification 2	192
0xFEC	GPIOPeriphID3	RO	0x0000.0001	GPIO Peripheral Identification 3	193
0xFF0	GPIOPCellID0	RO	0x0000.000D	GPIO PrimeCell Identification 0	194
0xFF4	GPIOPCellID1	RO	0x0000.00F0	GPIO PrimeCell Identification 1	195
0xFF8	GPIOPCellID2	RO	0x0000.0005	GPIO PrimeCell Identification 2	196
0xFFC	GPIOPCellID3	RO	0x0000.00B1	GPIO PrimeCell Identification 3	197

9.4 Register Descriptions

The remainder of this section lists and describes the GPIO registers, in numerical order by address offset.

Register 1: GPIO Data (GPIODATA), offset 0x000

The **GPIODATA** register is the data register. In software control mode, values written in the **GPIODATA** register are transferred onto the GPIO port pins if the respective pins have been configured as outputs through the **GPIO Direction (GPIODIR)** register (see page 165).

In order to write to **GPIODATA**, the corresponding bits in the mask, resulting from the address bus bits [9:2], must be High. Otherwise, the bit values remain unchanged by the write.

Similarly, the values read from this register are determined for each bit by the mask bit derived from the address used to access the data register, bits [9:2]. Bits that are 1 in the address mask cause the corresponding bits in **GPIODATA** to be read, and bits that are 0 in the address mask cause the corresponding bits in **GPIODATA** to be read as 0, regardless of their value.

A read from **GPIODATA** returns the last bit value written if the respective pins are configured as outputs, or it returns the value on the corresponding input pin when these are configured as inputs. All bits are cleared by a reset.

GPIO Data (GPIODATA)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x000

Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved	1		1	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[-	r	1		i i erved		1	1		1	r	1	I ATA	1	ı	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reber	0	Ū	Ū	Ŭ	Ū	0	Ū	0	Ũ	Ũ	Ū	Ū	Ū	Ū	Ū	Ŭ
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:					0x00	compa	atibility v	uld not re vith futur oss a re	e produ	cts, the v	value of	a reserv				
7:0	D		DATA		R/W		0x00	GPIO	Data							
								T I-1								

This register is virtually mapped to 256 locations in the address space. To facilitate the reading and writing of data to these registers by independent drivers, the data read from and the data written to the registers are masked by the eight address lines *ipaddr*[9:2]. Reads from this register return its current state. Writes to this register only affect bits that are not masked by *ipaddr*[9:2] and are configured as outputs. See "Data Register Operation" on page 158 for examples of reads and writes.

Register 2: GPIO Direction (GPIODIR), offset 0x400

The **GPIODIR** register is the data direction register. Bits set to 1 in the **GPIODIR** register configure the corresponding pin to be an output, while bits set to 0 configure the pins to be inputs. All bits are cleared by a reset, meaning all GPIO pins are inputs by default.

GPIO Direction (GPIODIR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x400 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved							1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			•				D	R			•
Type Reset	RO 0	R/W 0														

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	DIR	R/W	0x00	GPIO Data Direction

The DIR values are defined as follows:

- 0 Pins are inputs.
- 1 Pins are outputs.

Register 3: GPIO Interrupt Sense (GPIOIS), offset 0x404

The **GPIOIS** register is the interrupt sense register. Bits set to 1 in **GPIOIS** configure the corresponding pins to detect levels, while bits set to 0 configure the pins to detect edges. All bits are cleared by a reset.

GPIO Interrupt Sense (GPIOIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x404 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I		1				rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I		rese	rved							1	6			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IS	R/W	0x00	GPIO Interrupt Sense

The IS values are defined as follows:

Value Description

0 Edge on corresponding pin is detected (edge-sensitive).

1 Level on corresponding pin is detected (level-sensitive).

Register 4: GPIO Interrupt Both Edges (GPIOIBE), offset 0x408

The **GPIOIBE** register is the interrupt both-edges register. When the corresponding bit in the **GPIO Interrupt Sense (GPIOIS)** register (see page 166) is set to detect edges, bits set to High in **GPIOIBE** configure the corresponding pin to detect both rising and falling edges, regardless of the corresponding bit in the **GPIO Interrupt Event (GPIOIEV)** register (see page 168). Clearing a bit configures the pin to be controlled by **GPIOIEV**. All bits are cleared by a reset.

GPIO Interrupt Both Edges (GPIOIBE)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x408 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		rved	-	1	1		· · · ·	r – – –	IE	I BE	1	ı	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	31:8 reserved			RO 0x00		Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit show preserved across a read-modify-write operation.										
7:0	0		IBE		R/W		0x00		Interrup		0					
								The I	BE value	es are de	efined as	s follows	:			

- 0 Interrupt generation is controlled by the **GPIO Interrupt Event** (**GPIOIEV**) register (see page 168).
- 1 Both edges on the corresponding pin trigger an interrupt.
 - Note: Single edge is determined by the corresponding bit in **GPIOIEV**.

Register 5: GPIO Interrupt Event (GPIOIEV), offset 0x40C

The **GPIOIEV** register is the interrupt event register. Bits set to High in **GPIOIEV** configure the corresponding pin to detect rising edges or high levels, depending on the corresponding bit value in the **GPIO Interrupt Sense (GPIOIS)** register (see page 166). Clearing a bit configures the pin to detect falling edges or low levels, depending on the corresponding bit value in **GPIOIS**. All bits are cleared by a reset.

GPIO Interrupt Event (GPIOIEV)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x40C Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			1		1	rese	erved	1			1	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reser	-														0	
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1		I	r	I	I EV	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	t/Field Name Type Rese				Reset	Description										
31:					0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
7:0			IEV		R/W		0x00	GPIO	Interrup	t Event						
								The I	EV value	es are de	efined as	s follows	:			

- 0 Falling edge or Low levels on corresponding pins trigger interrupts.
- 1 Rising edge or High levels on corresponding pins trigger interrupts.

Register 6: GPIO Interrupt Mask (GPIOIM), offset 0x410

The GPIOIM register is the interrupt mask register. Bits set to High in GPIOIM allow the corresponding pins to trigger their individual interrupts and the combined GPIOINTR line. Clearing a bit disables interrupt triggering on that pin. All bits are cleared by a reset.

GPIO Interrupt Mask (GPIOIM)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x410 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved							IM	E		ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
7:0	IME	R/W	0x00	GPIO Interrupt Mask Enable

The IME values are defined as follows:

- 0 Corresponding pin interrupt is masked.
- Corresponding pin interrupt is not masked. 1

Register 7: GPIO Raw Interrupt Status (GPIORIS), offset 0x414

The **GPIORIS** register is the raw interrupt status register. Bits read High in **GPIORIS** reflect the status of interrupt trigger conditions detected (raw, prior to masking), indicating that all the requirements have been met, before they are finally allowed to trigger by the **GPIO Interrupt Mask** (**GPIOIM**) register (see page 169). Bits read as zero indicate that corresponding input pins have not initiated an interrupt. All bits are cleared by a reset.

GPIO Raw Interrupt Status (GPIORIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x414 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved			1	1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	-	0
]	10		1		rved		1					r	I IS	1	1 <u> </u>	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
Bit/F							Reset	Descr	iption							
31:	:8	Name			RO		0x00	compa	atibility v	vith futur	5	cts, the v	alue of	a reserv	. To prov red bit sh	vide nould be
7:0	0 RIS			RO		0x00	GPIO	Interrup	t Raw S	tatus						
								Reflec	ts the st	tatus of i	nterrupt	trigger o	conditior	n detecti	on on pi	ns (raw,

Value Description

The RIS values are defined as follows:

prior to masking).

- 0 Corresponding pin interrupt requirements not met.
- 1 Corresponding pin interrupt has met requirements.

Register 8: GPIO Masked Interrupt Status (GPIOMIS), offset 0x418

The **GPIOMIS** register is the masked interrupt status register. Bits read High in **GPIOMIS** reflect the status of input lines triggering an interrupt. Bits read as Low indicate that either no interrupt has been generated, or the interrupt is masked.

In addition to providing GPIO functionality, PB4 can also be used as an external trigger for the ADC. If PB4 is configured as a non-masked interrupt pin (GPIOIM is set to 1), not only is an interrupt for PortB generated, but an external trigger signal is sent to the ADC. If the **ADC Event Multiplexer Select (ADCEMUX)** register is configured to use the external trigger, an ADC conversion is initiated.

If no other PortB pins are being used to generate interrupts, the ARM Integrated Nested Vectored Interrupt Controller (NVIC) Interrupt Set Enable (SETNA) register can disable the PortB interrupts and the ADC interrupt can be used to read back the converted data. Otherwise, the PortB interrupt handler needs to ignore and clear interrupts on B4, and wait for the ADC interrupt or the ADC interrupt needs to be disabled in the SETNA register and the PortB interrupt handler polls the ADC registers until the conversion is completed.

GPIOMIS is the state of the interrupt after masking.

GPIO Masked Interrupt Status (GPIOMIS)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x418 Type RO, reset 0x0000.0000

Type no.	10301 07															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , ,		1	rese	rved	•		1			1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 I	rese	rved		1	T		1		М	I IS I	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of	a reserv	•	
7:	0		MIS		RO		0x00	GPIO	Masked	I Interrup	t Status	;				
								Maske	ed value	of interr	upt due	to corre	sponding	g pin.		
								The м	IS value	es are de	efined as	s follows	:			
								Value	Descri	ption						
								0	Corres	sponding	GPIO Ii	ine interi	unt not :	active		
								0	Conce	ponding	0.101	ine miteri	aprillori			

1

Corresponding GPIO line asserting interrupt.

Register 9: GPIO Interrupt Clear (GPIOICR), offset 0x41C

The **GPIOICR** register is the interrupt clear register. Writing a 1 to a bit in this register clears the corresponding interrupt edge detection logic register. Writing a 0 has no effect.

GPIO Interrupt Clear (GPIOICR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port C base: 0x4002.4000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x41C Type W1C, reset 0x0000.0000

7:0

IC

W1C

0x00

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•	•			1	rese	rved						1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
10000									-							
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved							10	c I		•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved	I	RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv	•	

GPIO Interrupt Clear

The ${\tt IC}$ values are defined as follows:

- 0 Corresponding interrupt is unaffected.
- 1 Corresponding interrupt is cleared.

Register 10: GPIO Alternate Function Select (GPIOAFSEL), offset 0x420

The **GPIOAFSEL** register is the mode control select register. Writing a 1 to any bit in this register selects the hardware control for the corresponding GPIO line. All bits are cleared by a reset, therefore no GPIO line is set to hardware control by default.


The commit control registers provide a layer of protection against accidental programming of critical hardware peripherals. Writes to protected bits of the **GPIO Alternate Function Select (GPIOAFSEL)** register (see page 173) are not committed to storage unless the **GPIO Lock (GPIOLOCK)** register (see page 183) has been unlocked and the appropriate bits of the **GPIO Commit (GPIOCR)** register (see page 184) have been set to 1.


Important: All GPIO pins are tri-stated by default (GPIOAFSEL=0, GPIODEN=0, GPIOPDR=0, and GPIOPUR=0), with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). The JTAG/SWD pins default to their JTAG/SWD functionality (GPIOAFSEL=1, GPIODEN=1 and GPIOPUR=1). A Power-On-Reset (POR) or asserting RST puts both groups of pins back to their default state.

Caution – If the JTAG pins are used as GPIOs in a design, PB7 and PC2 cannot have external pull-down resistors connected to both of them at the same time. If both pins are pulled Low during reset, the controller has unpredictable behavior. If this happens, remove one or both of the pull-down resistors, and apply RST or power-cycle the part.

In addition, it is possible to create a software sequence that prevents the debugger from connecting to the Stellaris[®] microcontroller. If the program code loaded into flash immediately changes the JTAG pins to their GPIO functionality, the debugger may not have enough time to connect and halt the controller before the JTAG pin functionality switches. This may lock the debugger out of the part. This can be avoided with a software routine that restores JTAG functionality based on an external or software trigger.

GPIO Alternate Function Select (GPIOAFSEL)





Bit/Field	Name	Туре	Reset	Description
7:0	AFSEL	R/W	-	GPIO Alternate Function Select
				 The AFSEL values are defined as follows: Value Description 0 Software control of corresponding GPIO line (GPIO mode). 1 Hardware control of corresponding GPIO line (alternate hardware function).
				Note: The default reset value for the GPIOAFSEL , GPIOPUR , and GPIODEN registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value

for Port C is 0x0000.000F.

Register 11: GPIO 2-mA Drive Select (GPIODR2R), offset 0x500

The **GPIODR2R** register is the 2-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing a DRV2 bit for a GPIO signal, the corresponding DRV4 bit in the **GPIODR4R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 2-mA Drive Select (GPIODR2R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x500 Type R/W, reset 0x0000.00FF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		 		1	rese	rved	1	1	1		1	1	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved			1		1	1	DR	V2	1	1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit/F	ïeld		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility		e produ	cts, the v	alue of	a reser	t. To prov ved bit sh	
7:	0		DRV2		R/W		0xFF	Outpu	it Pad 2	-mA Driv	e Enabl	е				
								A writ	e of 1 to	either G	PIODR	4[n] or G	PIODR	8[n] cle	ars the	

A write of 1 to either **GPIODR4[n]** or **GPIODR8[n]** clears the corresponding 2-mA enable bit. The change is effective on the second clock cycle after the write.

Register 12: GPIO 4-mA Drive Select (GPIODR4R), offset 0x504

The **GPIODR4R** register is the 4-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV4 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV8 bit in the **GPIODR8R** register are automatically cleared by hardware.

GPIO 4-mA Drive Select (GPIODR4R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x504 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•			, , ,		1	rese	erved		1	•		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Neset																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•			•	DR	2V4	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa		vith futur	e produ	cts, the v	alue of	erved bit a reserv n.	•	
7:0	0		DRV4		R/W		0x00	Outpu	it Pad 4-	mA Driv	e Enable	е				
								A writ	e of 1 to	either G	PIODR	2[n] or G	PIODR	8[n] clea	ars the	

A write of 1 to either **GPIODR2[n]** or **GPIODR8[n]** clears the corresponding 4-mA enable bit. The change is effective on the second clock cycle after the write.

Register 13: GPIO 8-mA Drive Select (GPIODR8R), offset 0x508

The **GPIODR8R** register is the 8-mA drive control register. It allows for each GPIO signal in the port to be individually configured without affecting the other pads. When writing the DRV8 bit for a GPIO signal, the corresponding DRV2 bit in the **GPIODR2R** register and the DRV4 bit in the **GPIODR4R** register are automatically cleared by hardware.

GPIO 8-mA Drive Select (GPIODR8R)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x508 Type R/W, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved							
Type	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO	RO	RO 0	RO	RO	RO
Reset	0	0	0	U	U	0	0	U	0	0	0	0	U	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved						1	DR	1 2V8	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:0	D	DRV8			R/W		0x00	Outpu	it Pad 8-	mA Driv	e Enable	е				
								A write	e of 1 to	either G	PIODR	2[n] or G	PIODR	4[n] clea	ars the	

A write of 1 to either **GPIODR2[n]** or **GPIODR4[n]** clears the corresponding 8-mA enable bit. The change is effective on the second clock cycle after the write.

Register 14: GPIO Open Drain Select (GPIOODR), offset 0x50C

The **GPIOODR** register is the open drain control register. Setting a bit in this register enables the open drain configuration of the corresponding GPIO pad. When open drain mode is enabled, the corresponding bit should also be set in the **GPIO Digital Input Enable (GPIODEN)** register (see page 182). Corresponding bits in the drive strength registers (**GPIODR2R**, **GPIODR4R**, **GPIODR8R**, and **GPIOSLR**) can be set to achieve the desired rise and fall times. The GPIO acts as an open drain input if the corresponding bit in the **GPIODIR** register is set to 0; and as an open drain output when set to 1.

When using the I²C module, the **GPIO Alternate Function Select (GPIOAFSEL)** register bit for PB2 and PB3 should be set to 1 (see examples in "Initialization and Configuration" on page 160).

GPIO Open Drain Select (GPIOODR)

GPIO Port A base: 0x4000.4000
GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
GPIO Port F base: 0x4002.5000
GPIO Port G base: 0x4002.6000
GPIO Port H base: 0x4002.7000
Offset 0x50C
Turne DAM report 0x0000 0000

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		, , ,		1	rese	erved			1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO 0	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	erved		1	1				0	I DE	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F					Туре		Reset	Descr	iption							
31:						0x00	comp	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•		
7:0	0		ODE		R/W		0x00	Outpu	it Pad O	pen Dra	in Enabl	e				

The ODE values are defined as follows:

- 0 Open drain configuration is disabled.
- 1 Open drain configuration is enabled.

Register 15: GPIO Pull-Up Select (GPIOPUR), offset 0x510

The **GPIOPUR** register is the pull-up control register. When a bit is set to 1, it enables a weak pull-up resistor on the corresponding GPIO signal. Setting a bit in **GPIOPUR** automatically clears the corresponding bit in the **GPIO Pull-Down Select (GPIOPDR)** register (see page 180).

GPIO Pull-Up Select (GPIOPUR)

PUE

R/W

GPIO Port A base: 0x4000.4000
GPIO Port B base: 0x4000.5000
GPIO Port C base: 0x4000.6000
GPIO Port D base: 0x4000.7000
GPIO Port E base: 0x4002.4000
GPIO Port F base: 0x4002.5000
GPIO Port G base: 0x4002.6000
GPIO Port H base: 0x4002.7000
Offset 0x510
Type R/W, reset -

7:0

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r		1	rese	rved	1		1		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		ı	1		I	ſ	PL	I JE I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8	I	reserved		RO		0x00	compa	atibility v	vith futur	e produ		alue of	a reserv	. To prov ed bit sh	

Pad	Wook	Pull-Up	Enable
гau	vveak	ruii-op	Ellable

A write of 1 to **GPIOPDR[n]** clears the corresponding **GPIOPUR[n]** enables. The change is effective on the second clock cycle after the write.

Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 16: GPIO Pull-Down Select (GPIOPDR), offset 0x514

The **GPIOPDR** register is the pull-down control register. When a bit is set to 1, it enables a weak pull-down resistor on the corresponding GPIO signal. Setting a bit in **GPIOPDR** automatically clears the corresponding bit in the **GPIO Pull-Up Select (GPIOPUR)** register (see page 179).

GPIO Pull-Down Select (GPIOPDR)

PDE

R/W

0x00

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Gffset 0x514 Type R/W, reset 0x0000.0000

7:0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r		1	l rese	rved			1 1			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	r j r		1	1					_		r – – –	
	reserved						PDE									
Type	RO	RO	RO	RO	RO	RO	RO	RO	R/\/	R/W	R/M	R/\//	R/M	R/M	R/M	R/M
Type	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
	0				0	0			0							
Reset	0		0			0	0	0	0							
Reset	o ield	0	0	0	0	0	0	0 Descr	0 iption	0	0		0	0	0	0

software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Pad Weak Pull-Down Enable

A write of 1 to **GPIOPUR[n]** clears the corresponding **GPIOPDR[n]** enables. The change is effective on the second clock cycle after the write.

Register 17: GPIO Slew Rate Control Select (GPIOSLR), offset 0x518

The **GPIOSLR** register is the slew rate control register. Slew rate control is only available when using the 8-mA drive strength option via the **GPIO 8-mA Drive Select (GPIODR8R)** register (see page 177).

GPIO Slew Rate Control Select (GPIOSLR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x518 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	1			rese	rved							1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I	rese	rved					1 1		SF	R RL	r	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit/Field	Name	Туре	Reset	Description
31:8	reserved	RO	0x00	Software should not r compatibility with futu preserved across a re
7:0	SRL	R/W	0x00	Slew Rate Limit Enab

Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Slew Rate Limit Enable (8-mA drive only)

The SRL values are defined as follows:

Value Description

- 0 Slew rate control disabled.
- 1 Slew rate control enabled.

Register 18: GPIO Digital Enable (GPIODEN), offset 0x51C

The **GPIODEN** register is the digital enable register. By default, with the exception of the GPIO signals used for JTAG/SWD function, all other GPIO signals are configured out of reset to be undriven (tristate). Their digital function is disabled; they do not drive a logic value on the pin and they do not allow the pin voltage into the GPIO receiver. To use the pin in a digital function (either GPIO or alternate function), the corresponding GPIODEN bit must be set.

GPIO Digital Enable (GPIODEN)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x51C Type R/W, reset -

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved			1	1	1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
110001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[15	1	1		rved	10	· · ·		,			Ì	I EN	1	1	
					1								1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	-	-	-	-	-	-	-	-
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	atibility v		e produo	cts, the v	alue of	erved bit a reserv n.	•	
7:0	0		DEN		R/W		-	Digita	l Enable							
								The D	EN value	es are de	efined as	s follows	:			

Value Description


- 0 Digital functions disabled.
- 1 Digital functions enabled.
 - Note: The default reset value for the **GPIOAFSEL**, **GPIOPUR**, and **GPIODEN** registers are 0x0000.0000 for all GPIO pins, with the exception of the five JTAG/SWD pins (PB7 and PC[3:0]). These five pins default to JTAG/SWD functionality. Because of this, the default reset value of these registers for GPIO Port B is 0x0000.0080 while the default reset value for Port C is 0x0000.000F.

Register 19: GPIO Lock (GPIOLOCK), offset 0x520

The **GPIOLOCK** register enables write access to the **GPIOCR** register (see page 184). Writing 0x1ACCE551 to the **GPIOLOCK** register will unlock the **GPIOCR** register. Writing any other value to the **GPIOLOCK** register re-enables the locked state. Reading the **GPIOLOCK** register returns the lock status rather than the 32-bit value that was previously written. Therefore, when write accesses are disabled, or locked, reading the **GPIOLOCK** register returns 0x00000001. When write accesses are enabled, or unlocked, reading the **GPIOLOCK** register returns 0x00000000.

GPIO Lock (GPIOLOCK)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0x520 Type R/W, reset 0x000.0001



A write of the value 0x1ACCE551 unlocks the **GPIO Commit (GPIOCR)** register for write access. A write of any other value reapplies the lock, preventing any register updates. A read of this register returns the following values:

Value Description

0x0000.0001 locked

0x0000.0000 unlocked

Register 20: GPIO Commit (GPIOCR), offset 0x524

The **GPIOCR** register is the commit register. The value of the **GPIOCR** register determines which bits of the **GPIOAFSEL** register will be committed when a write to the **GPIOAFSEL** register is performed. If a bit in the **GPIOCR** register is a zero, the data being written to the corresponding bit in the **GPIOAFSEL** register will not be committed and will retain its previous value. If a bit in the **GPIOCR** register is a one, the data being written to the corresponding bit of the **GPIOAFSEL** register will be committed to the register and will reflect the new value.


The contents of the **GPIOCR** register can only be modified if the **GPIOLOCK** register is unlocked. Writes to the GPIOCR register will be ignored if the **GPIOLOCK** register is locked.

Important: This register is designed to prevent accidental programming of the **GPIOAFSEL** registers that control connectivity to the JTAG/SWD debug hardware. By initializing the bits of the **GPIOCR** register to 0 for PB7 and PC[3:0], the JTAG/SWD debug port can only be converted to GPIOs through a deliberate set of writes to the **GPIOLOCK**, **GPIOCR**, and **GPIOAFSEL** registers.

Because this protection is currently only implemented on the JTAG/SWD pins on PB7 and PC[3:0], all of the other bits in the **GPIOCR** registers cannot be written with 0x0. These bits are hardwired to 0x1, ensuring that it is always possible to commit new values to the **GPIOAFSEL** register bits of these other pins.

GPIO Commit (GPIOCR)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0x524 Type -, reset -



compatibility with future products, the value of a reserved bit s preserved across a read-modify-write operation.

Bit/Field	Name	Туре	Reset	Description	
7:0	CR	-	-	GPIO Commit	
				On a bit-wise basis, any bit set allows the corresponding GPIOAF bit to be set to its alternate function.	'SEL
				Note: The default register type for the GPIOCR register is RC all GPIO pins, with the exception of the five JTAG/SWD (PB7 and PC[3:0]). These five pins are currently the of GPIOs that are protected by the GPIOCR register. Bec of this, the register type for GPIO Port B7 and GPIO Por C[3:0] is R/W.) pins only ause
				The default reset value for the GPIOCR register is 0x0000.00FF for all GPIO pins, with the exception of the JTAG/SWD pins (PB7 and PC[3:0]). To ensure that th JTAG port is not accidentally programmed as a GPIO, th five pins default to non-commitable. Because of this, th default reset value of GPIOCR for GPIO Port B is 0x0000.007F while the default reset value of GPIOCR for C is 0x0000.00F0.	ne these ne

Register 21: GPIO Peripheral Identification 4 (GPIOPeriphID4), offset 0xFD0

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 4 (GPIOPeriphID4)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFD0 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , , , , , , , , , , , , , , , , , ,		1	rese	rved			•		1	1	•
Type	RO	RO	RO 0	RO	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO	RO	RO 0	RO 0	RO
Reset	0	0	U	0	0	0	0	U	0	0	0	0	0	U	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	•	rese	rved		•	1				PI	D4	1	I	•
Type	RO	RO	RO 0	RO	RO	RO	RO 0	RO	RO 0	RO 0	RO	RO	RO	RO 0	RO 0	RO
Reset	0	0	U	0	0	0	U	0	0	0	0	0	0	U	U	0
Bit/F	ield		Name		Туре		Reset	Descr	intion							
Bitt			Hamo		.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,		10000	2000.	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID4		RO		0x00	GPIO	Periphe	ral ID Re	egister[7	' :0]				

Register 22: GPIO Peripheral Identification 5 (GPIOPeriphID5), offset 0xFD4

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 5 (GPIOPeriphID5)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0xFD4 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	ı	•				rese	rved		1	1		1	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1				1	I Pl	l D5 l	I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	iold		Nomo		Tuno		Deast	Decer	intion							
Bit/F	ieiu		Name		Туре		Reset	Descr	iption							
31	:8		reserved	I	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv		
7:	0		PID5		RO		0x00	GPIO	Periphe	ral ID Re	egister[1	5:8]				

Register 23: GPIO Peripheral Identification 6 (GPIOPeriphID6), offset 0xFD8

The GPIOPeriphID4, GPIOPeriphID5, GPIOPeriphID6, and GPIOPeriphID7 registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 6 (GPIOPeriphID6)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFD8 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		, , ,		1	rese	erved			1		1	1	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset		0	-		0		0	0	0	0	0	0	U	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	erved			1				PI	D6	1	I	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	iold		Name		Туре		Reset	Descr	intion							
Divi			Name		турс		Reset	DC3CI	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	/ith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID6		RO		0x00	GPIO	Periphe	ral ID Re	egister[2	23:16]				

Register 24: GPIO Peripheral Identification 7 (GPIOPeriphID7), offset 0xFDC

The **GPIOPeriphID4**, **GPIOPeriphID5**, **GPIOPeriphID6**, and **GPIOPeriphID7** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 7 (GPIOPeriphID7)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved			1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset		0	0		0		0	0	0	0	0	U	U	U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			•	rese	rved		•					PI	D7	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	iold		Name		Turne		Reset	Deeer	intion							
DIVE	leiu		Name		Туре		Resel	Descr	ιριιοπ							
31	:8	I	reserved		RO		0x00	compa		/ith futur	e produ	cts, the v	alue of	a reserv	. To prov ed bit sh	
7:	0		PID7		RO		0x00	GPIO	Periphe	ral ID Re	egister[3	81:24]				

Register 25: GPIO Peripheral Identification 0 (GPIOPeriphID0), offset 0xFE0

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 0 (GPIOPeriphID0)

PID0

RO

0x61

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFE0 Type RO, reset 0x0000.0061

7:0

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, ,		ı	rese	rved				1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset		U	0	0	U	0	0	0	0	0	0	0	0	0	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			1				PI	0	1		'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	1	1	0	0	0	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved	ł	RO		0x00							erved bit. a reserv		vide nould be

preserved across a read-modify-write operation.

GPIO Peripheral ID Register[7:0]

Register 26: GPIO Peripheral Identification 1 (GPIOPeriphID1), offset 0xFE4

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 1 (GPIOPeriphID1)

PID1

RO

0x00

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port H base: 0x4002.7000 Offset 0xFE4 Type RO, reset 0x0000.0000

7:0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	-			ſ	PI	D1		ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8	I	reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	alue of	a reserv	•	ride Iould be

GPIO Peripheral ID Register[15:8]

Register 27: GPIO Peripheral Identification 2 (GPIOPeriphID2), offset 0xFE8

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 2 (GPIOPeriphID2)

PID2

RO

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFE8 Type RO, reset 0x0000.0018

7:0

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				ı	rese	rved			ſ		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Type RO RO RO RO RO RO FO							•				PI	D2	1	1	
Туре								RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F			Name		Туре		Reset	Descr	•							
31:	:8	I	reserved		RO		0x00	Software should not rely on the value of a reserved bit. compatibility with future products, the value of a reserve preserved across a read-modify-write operation.								

0x18 GPIO Peripheral ID Register[23:16]

Register 28: GPIO Peripheral Identification 3 (GPIOPeriphID3), offset 0xFEC

The **GPIOPeriphID0**, **GPIOPeriphID1**, **GPIOPeriphID2**, and **GPIOPeriphID3** registers can conceptually be treated as one 32-bit register; each register contains eight bits of the 32-bit register, used by software to identify the peripheral.

GPIO Peripheral Identification 3 (GPIOPeriphID3)

PID3

RO

0x01

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFEC Type RO, reset 0x0000.0001

7:0

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	•		 		1	rese	rved					1		•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		T	I		I		PI	D3	I	ſ	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Dit/E	iold		Nomo		Tuno		Ponot	Descr	intion							
DIVE	leiu		Name		туре		Resei	Desci	iption							
31	Bit/FieldNameTypeReset31:8reservedRO0x00								atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv		

GPIO Peripheral ID Register[31:24]

Register 29: GPIO PrimeCell Identification 0 (GPIOPCellID0), offset 0xFF0

The GPIOPCeIIID0, GPIOPCeIIID1, GPIOPCeIIID2, and GPIOPCeIIID3 registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 0 (GPIOPCellID0)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, ,		1	rese	rved		ſ	1	1	1	T	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1			1	CI	D0	1	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved	l	RO		0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.								
7:0	0		CID0		RO		0x0D	GPIO	PrimeC	ell ID Re	egister[7	:0]				

Register 30: GPIO PrimeCell Identification 1 (GPIOPCellID1), offset 0xFF4

The GPIOPCeIIID0, GPIOPCeIIID1, GPIOPCeIIID2, and GPIOPCeIIID3 registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 1 (GPIOPCellID1)

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	, î		1	rese	rved			1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1				CI	D1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:8			reserved		RO 0x00		compa	atibility v	vith futur	e produ		alue of	a reserv	t. To prov ved bit sh		
7:	7:0		CID1		RO	RO 0xF0		GPIO	PrimeC	ell ID Re	gister[1	5:8]				

Register 31: GPIO PrimeCell Identification 2 (GPIOPCellID2), offset 0xFF8

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 2 (GPIOPCellID2)

CID2

RO

0x05

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFF8 Type RO, reset 0x0000.0005

7:0

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, ,			rese	rved					1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved			•				CI	D2	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F 31:		I	Name reserved		Type RO		Reset 0x00	compa	iption are shou atibility w	ith futur	e produo	cts, the v	alue of	a reserv		

GPIO PrimeCell ID Register[23:16]

Register 32: GPIO PrimeCell Identification 3 (GPIOPCellID3), offset 0xFFC

The **GPIOPCeIIID0**, **GPIOPCeIIID1**, **GPIOPCeIIID2**, and **GPIOPCeIIID3** registers are four 8-bit wide registers, that can conceptually be treated as one 32-bit register. The register is used as a standard cross-peripheral identification system.

GPIO PrimeCell Identification 3 (GPIOPCellID3)

CID3

RO

0xB1

GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.5000 GPIO Port G base: 0x4002.6000 GPIO Port H base: 0x4002.7000 Offset 0xFFC Type RO, reset 0x0000.00B1

7:0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		·	•		, ,		•	rese	rved	1			I		•	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		I	I		I		CI	D3		I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
Bit/F	ield					F	Reset	Descr	iption							
31	31:8		reserved				0x00	compa	atibility v	vith futur	e produ	cts, the v		O RO RO O 0 0 reserved bit. To provid		

GPIO PrimeCell ID Register[31:24]

<u>查询"LM3S1138"供应商</u> 10 General-Purpose Timers

Programmable timers can be used to count or time external events that drive the Timer input pins. The Stellaris[®] General-Purpose Timer Module (GPTM) contains four GPTM blocks (Timer0, Timer1, Timer 2, and Timer 3). Each GPTM block provides two 16-bit timer/counters (referred to as TimerA and TimerB) that can be configured to operate independently as timers or event counters, or configured to operate as one 32-bit timer or one 32-bit Real-Time Clock (RTC). Timers can also be used to trigger analog-to-digital (ADC) conversions. The trigger signals from all of the general-purpose timers are ORed together before reaching the ADC module, so only one timer should be used to trigger ADC events.

Note: Timer2 is an internal timer and can only be used to generate internal interrupts or trigger ADC events.


The General-Purpose Timer Module is one timing resource available on the Stellaris[®] microcontrollers. Other timer resources include the System Timer (SysTick) (see "System Timer (SysTick)" on page 36).

The following modes are supported:

- 32-bit Timer modes
 - Programmable one-shot timer
 - Programmable periodic timer
 - Real-Time Clock using 32.768-KHz input clock
 - Software-controlled event stalling (excluding RTC mode)
- 16-bit Timer modes
 - General-purpose timer function with an 8-bit prescaler (for one-shot and periodic modes only)
 - Programmable one-shot timer
 - Programmable periodic timer
 - Software-controlled event stalling
- 16-bit Input Capture modes
 - Input edge count capture
 - Input edge time capture
- 16-bit PWM mode
 - Simple PWM mode with software-programmable output inversion of the PWM signal

10.1 Block Diagram





10.2 Functional Description

The main components of each GPTM block are two free-running 16-bit up/down counters (referred to as TimerA and TimerB), two 16-bit match registers, two prescaler match registers, and two 16-bit load/initialization registers and their associated control functions. The exact functionality of each GPTM is controlled by software and configured through the register interface.

Software configures the GPTM using the **GPTM Configuration (GPTMCFG)** register (see page 210), the **GPTM TimerA Mode (GPTMTAMR)** register (see page 211), and the **GPTM TimerB Mode (GPTMTBMR)** register (see page 213). When in one of the 32-bit modes, the timer can only act as a 32-bit timer. However, when configured in 16-bit mode, the GPTM can have its two 16-bit timers configured in any combination of the 16-bit modes.

10.2.1 GPTM Reset Conditions

After reset has been applied to the GPTM module, the module is in an inactive state, and all control registers are cleared and in their default states. Counters TimerA and TimerB are initialized to 0xFFFF, along with their corresponding load registers: the GPTM TimerA Interval Load (GPTMTAILR) register (see page 224) and the GPTM TimerB Interval Load (GPTMTBILR) register (see page 225). The prescale counters are initialized to 0x00: the GPTM TimerA Prescale (GPTMTAPR) register (see page 228) and the GPTM TimerB Prescale (GPTMTBPR) register (see page 229).

10.2.2 32-Bit Timer Operating Modes

Note: Both the odd- and even-numbered CCP pins are used for 16-bit mode. Only the even-numbered CCP pins are used for 32-bit mode.

This section describes the three GPTM 32-bit timer modes (One-Shot, Periodic, and RTC) and their configuration.

The GPTM is placed into 32-bit mode by writing a 0 (One-Shot/Periodic 32-bit timer mode) or a 1 (RTC mode) to the **GPTM Configuration (GPTMCFG)** register. In both configurations, certain GPTM registers are concatenated to form pseudo 32-bit registers. These registers include:

- **GPTM TimerA Interval Load (GPTMTAILR)** register [15:0], see page 224
- **GPTM TimerB Interval Load (GPTMTBILR)** register [15:0], see page 225
- **GPTM TimerA (GPTMTAR)** register [15:0], see page 232
- GPTM TimerB (GPTMTBR) register [15:0], see page 233

In the 32-bit modes, the GPTM translates a 32-bit write access to **GPTMTAILR** into a write access to both **GPTMTAILR** and **GPTMTBILR**. The resulting word ordering for such a write operation is:

GPTMTBILR[15:0]:GPTMTAILR[15:0]

Likewise, a read access to GPTMTAR returns the value:

GPTMTBR[15:0]:GPTMTAR[15:0]

10.2.2.1 32-Bit One-Shot/Periodic Timer Mode

In 32-bit one-shot and periodic timer modes, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit down-counter. The selection of one-shot or periodic mode is determined by the value written to the TAMR field of the **GPTM TimerA Mode (GPTMTAMR)** register (see page 211), and there is no need to write to the **GPTM TimerB Mode (GPTMTBMR)** register.

When software writes the TAEN bit in the **GPTM Control (GPTMCTL)** register (see page 215), the timer begins counting down from its preloaded value. Once the 0x0000.0000 state is reached, the timer reloads its start value from the concatenated **GPTMTAILR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TAEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the GPTM generates interrupts and output triggers when it reaches the 0x0000000 state. The GPTM sets the TATORIS bit in the GPTM Raw Interrupt Status (GPTMRIS) register (see page 220), and holds it until it is cleared by writing the GPTM Interrupt Clear (GPTMICR) register (see page 222). If the time-out interrupt is enabled in the GPTM Interrupt Mask (GPTIMR) register (see page 218), the GPTM also sets the TATOMIS bit in the GPTM Masked Interrupt Status (GPTMMIS) register (see page 221).

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000.0000 state, and deasserted on the following clock cycle. It is enabled by setting the TAOTE bit in **GPTMCTL**, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TASTALL bit in the **GPTMCTL** register is asserted, the timer freezes counting until the signal is deasserted.

10.2.2.2 32-Bit Real-Time Clock Timer Mode

In Real-Time Clock (RTC) mode, the concatenated versions of the TimerA and TimerB registers are configured as a 32-bit up-counter. When RTC mode is selected for the first time, the counter is

loaded with a value of 0x0000.0001. All subsequent load values must be written to the **GPTM TimerA Match (GPTMTAMATCHR)** register (see page 226) by the controller.

The input clock on the CCP0, CCP2, or CCP4 pins is required to be 32.768 KHz in RTC mode. The clock signal is then divided down to a 1 Hz rate and is passed along to the input of the 32-bit counter.

When software writes the TAEN bit in the **GPTMCTL** register, the counter starts counting up from its preloaded value of 0x0000.0001. When the current count value matches the preloaded value in the **GPTMTAMATCHR** register, it rolls over to a value of 0x0000.0000 and continues counting until either a hardware reset, or it is disabled by software (clearing the TAEN bit). When a match occurs, the GPTM asserts the RTCRIS bit in **GPTMRIS**. If the RTC interrupt is enabled in **GPTIMR**, the GPTM also sets the RTCMIS bit in **GPTMISR** and generates a controller interrupt. The status flags are cleared by writing the RTCCINT bit in **GPTMICR**.

If the TASTALL and/or TBSTALL bits in the **GPTMCTL** register are set, the timer does not freeze if the RTCEN bit is set in **GPTMCTL**.

10.2.3 16-Bit Timer Operating Modes

The GPTM is placed into global 16-bit mode by writing a value of 0x4 to the **GPTM Configuration** (**GPTMCFG**) register (see page 210). This section describes each of the GPTM 16-bit modes of operation. TimerA and TimerB have identical modes, so a single description is given using an *n* to reference both.

10.2.3.1 16-Bit One-Shot/Periodic Timer Mode

In 16-bit one-shot and periodic timer modes, the timer is configured as a 16-bit down-counter with an optional 8-bit prescaler that effectively extends the counting range of the timer to 24 bits. The selection of one-shot or periodic mode is determined by the value written to the TnMR field of the **GPTMTnMR** register. The optional prescaler is loaded into the **GPTM Timern Prescale (GPTMTnPR)** register.

When software writes the TnEN bit in the **GPTMCTL** register, the timer begins counting down from its preloaded value. Once the 0x0000 state is reached, the timer reloads its start value from **GPTMTNILR** and **GPTMTNPR** on the next cycle. If configured to be a one-shot timer, the timer stops counting and clears the TnEN bit in the **GPTMCTL** register. If configured as a periodic timer, it continues counting.

In addition to reloading the count value, the timer generates interrupts and output triggers when it reaches the 0x0000 state. The GPTM sets the TnTORIS bit in the **GPTMRIS** register, and holds it until it is cleared by writing the **GPTMICR** register. If the time-out interrupt is enabled in **GPTIMR**, the GPTM also sets the TnTOMIS bit in **GPTMISR** and generates a controller interrupt.

The output trigger is a one-clock-cycle pulse that is asserted when the counter hits the 0x0000 state, and deasserted on the following clock cycle. It is enabled by setting the TnOTE bit in the **GPTMCTL** register, and can trigger SoC-level events such as ADC conversions.

If software reloads the **GPTMTAILR** register while the counter is running, the counter loads the new value on the next clock cycle and continues counting from the new value.

If the TRSTALL bit in the **GPTMCTL** register is enabled, the timer freezes counting until the signal is deasserted.

The following example shows a variety of configurations for a 16-bit free running timer while using the prescaler. All values assume a 50-MHz clock with Tc=20 ns (clock period).

Table 10-1. 16-Bit Timer With Prescaler Configurations

Prescale	#Clock (T c) ^a	Max Time	Units
00000000	1	1.3107	mS
00000001	2	2.6214	mS
00000010	3	3.9321	mS
11111100	254	332.9229	mS
11111110	255	334.2336	mS
11111111	256	335.5443	mS

a. Tc is the clock period.

10.2.3.2 16-Bit Input Edge Count Mode


In Edge Count mode, the timer is configured as a down-counter capable of capturing three types of events: rising edge, falling edge, or both. To place the timer in Edge Count mode, the TnCMR bit of the **GPTMTnMR** register must be set to 0. The type of edge that the timer counts is determined by the TnEVENT fields of the **GPTMCTL** register. During initialization, the **GPTM Timern Match** (**GPTMTnMATCHR**) register is configured so that the difference between the value in the **GPTMTnILR** register and the **GPTMTnMATCHR** register equals the number of edge events that must be counted.

When software writes the TnEN bit in the **GPTM Control (GPTMCTL)** register, the timer is enabled for event capture. Each input event on the CCP pin decrements the counter by 1 until the event count matches **GPTMTnMATCHR**. When the counts match, the GPTM asserts the CnMRIS bit in the **GPTMRIS** register (and the CnMMIS bit, if the interrupt is not masked). The counter is then reloaded using the value in **GPTMTnILR**, and stopped since the GPTM automatically clears the TnEN bit in the **GPTMCTL** register. Once the event count has been reached, all further events are ignored until TnEN is re-enabled by software.

Figure 10-2 on page 203 shows how input edge count mode works. In this case, the timer start value is set to **GPTMnILR** =0x000A and the match value is set to **GPTMnMATCHR** =0x0006 so that four edge events are counted. The counter is configured to detect both edges of the input signal.

Note that the last two edges are not counted since the timer automatically clears the TnEN bit after the current count matches the value in the **GPTMnMR** register.

查询"LM3S1138"供应商 Figure 10-2. 16-Bit Input Edge Count Mode Example



10.2.3.3 16-Bit Input Edge Time Mode

Note: The prescaler is not available in 16-Bit Input Edge Time mode.

In Edge Time mode, the timer is configured as a free-running down-counter initialized to the value loaded in the **GPTMTnILR** register (or 0xFFFF at reset). This mode allows for event capture of both rising and falling edges. The timer is placed into Edge Time mode by setting the TnCMR bit in the **GPTMTnMR** register, and the type of event that the timer captures is determined by the TnEVENT fields of the **GPTMCnTL** register.


When software writes the TnEN bit in the **GPTMCTL** register, the timer is enabled for event capture. When the selected input event is detected, the current **Tn** counter value is captured in the **GPTMTnR** register and is available to be read by the controller. The GPTM then asserts the CnERIS bit (and the CnEMIS bit, if the interrupt is not masked).

After an event has been captured, the timer does not stop counting. It continues to count until the TnEN bit is cleared. When the timer reaches the 0x0000 state, it is reloaded with the value from the **GPTMnILR** register.

Figure 10-3 on page 204 shows how input edge timing mode works. In the diagram, it is assumed that the start value of the timer is the default value of 0xFFFF, and the timer is configured to capture rising edge events.

Each time a rising edge event is detected, the current count value is loaded into the **GPTMTnR** register, and is held there until another rising edge is detected (at which point the new count value is loaded into **GPTMTnR**).





10.2.3.4 16-Bit PWM Mode


The GPTM supports a simple PWM generation mode. In PWM mode, the timer is configured as a down-counter with a start value (and thus period) defined by **GPTMTnILR**. PWM mode is enabled with the **GPTMTnMR** register by setting the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.

When software writes the TnEN bit in the **GPTMCTL** register, the counter begins counting down until it reaches the 0x0000 state. On the next counter cycle, the counter reloads its start value from **GPTMTNILR** (and **GPTMTnPR** if using a prescaler) and continues counting until disabled by software clearing the TnEN bit in the **GPTMCTL** register. No interrupts or status bits are asserted in PWM mode.

The output PWM signal asserts when the counter is at the value of the **GPTMTnILR** register (its start state), and is deasserted when the counter value equals the value in the **GPTM Timern Match Register (GPTMnMATCHR)**. Software has the capability of inverting the output PWM signal by setting the TnPWML bit in the **GPTMCTL** register.

Figure 10-4 on page 205 shows how to generate an output PWM with a 1-ms period and a 66% duty cycle assuming a 50-MHz input clock and **TnPWML** =0 (duty cycle would be 33% for the **TnPWML** =1 configuration). For this example, the start value is **GPTMnIRL**=0xC350 and the match value is **GPTMnMR**=0x411A.

查询"LM3S1138"供应商 Figure 10-4. 16-Bit PWM Mode Example



10.3 Initialization and Configuration

To use the general-purpose timers, the peripheral clock must be enabled by setting the TIMERO, TIMER1, TIMER2, and TIMER3 bits in the **RCGC1** register.

This section shows module initialization and configuration examples for each of the supported timer modes.

10.3.1 32-Bit One-Shot/Periodic Timer Mode

The GPTM is configured for 32-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TAEN bit in the **GPTMCTL** register is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x0.
- 3. Set the TAMR field in the GPTM TimerA Mode Register (GPTMTAMR):
 - a. Write a value of 0x1 for One-Shot mode.
 - b. Write a value of 0x2 for Periodic mode.
- 4. Load the start value into the GPTM TimerA Interval Load Register (GPTMTAILR).
- 5. If interrupts are required, set the TATOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

7. Poll the TATORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the TATOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 7 on page 206. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

10.3.2 32-Bit Real-Time Clock (RTC) Mode

To use the RTC mode, the timer must have a 32.768-KHz input signal on its CCP0, CCP2, or CCP4 pins. To enable the RTC feature, follow these steps:

- 1. Ensure the timer is disabled (the TAEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x1.
- 3. Write the desired match value to the GPTM TimerA Match Register (GPTMTAMATCHR).
- 4. Set/clear the RTCEN bit in the GPTM Control Register (GPTMCTL) as desired.
- 5. If interrupts are required, set the RTCIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 6. Set the TAEN bit in the GPTMCTL register to enable the timer and start counting.

When the timer count equals the value in the **GPTMTAMATCHR** register, the counter is re-loaded with 0x0000.0000 and begins counting. If an interrupt is enabled, it does not have to be cleared.

10.3.3 16-Bit One-Shot/Periodic Timer Mode

A timer is configured for 16-bit One-Shot and Periodic modes by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration Register (GPTMCFG) with a value of 0x4.
- 3. Set the TnMR field in the GPTM Timer Mode (GPTMTnMR) register:
 - a. Write a value of 0x1 for One-Shot mode.
 - **b.** Write a value of 0x2 for Periodic mode.
- If a prescaler is to be used, write the prescale value to the GPTM Timern Prescale Register (GPTMTnPR).
- 5. Load the start value into the GPTM Timer Interval Load Register (GPTMTnILR).
- 6. If interrupts are required, set the TnTOIM bit in the GPTM Interrupt Mask Register (GPTMIMR).
- 7. Set the TREN bit in the GPTM Control Register (GPTMCTL) to enable the timer and start counting.
- 8. Poll the ThTORIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the ThTOCINT bit of the GPTM Interrupt Clear Register (GPTMICR).

In One-Shot mode, the timer stops counting after step 8 on page 206. To re-enable the timer, repeat the sequence. A timer configured in Periodic mode does not stop counting after it times out.

10.3.4 16-Bit Input Edge Count Mode

A timer is configured to Input Edge Count mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x0 and the TnMR field to 0x3.
- 4. Configure the type of event(s) that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the desired event count into the GPTM Timern Match (GPTMTnMATCHR) register.
- 7. If interrupts are required, set the CnMIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 8. Set the TREN bit in the **GPTMCTL** register to enable the timer and begin waiting for edge events.
- 9. Poll the CnMRIS bit in the GPTMRIS register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnMCINT bit of the GPTM Interrupt Clear (GPTMICR) register.

In Input Edge Count Mode, the timer stops after the desired number of edge events has been detected. To re-enable the timer, ensure that the TnEN bit is cleared and repeat step 4 on page 207-step 9 on page 207.

10.3.5 16-Bit Input Edge Timing Mode

A timer is configured to Input Edge Timing mode by the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, write the TnCMR field to 0x1 and the TnMR field to 0x3.
- 4. Configure the type of event that the timer captures by writing the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. If interrupts are required, set the CnEIM bit in the GPTM Interrupt Mask (GPTMIMR) register.
- 7. Set the TNEN bit in the GPTM Control (GPTMCTL) register to enable the timer and start counting.
- 8. Poll the CnERIS bit in the **GPTMRIS** register or wait for the interrupt to be generated (if enabled). In both cases, the status flags are cleared by writing a 1 to the CnECINT bit of the **GPTM**

Interrupt Clear (GPTMICR) register. The time at which the event happened can be obtained by reading the **GPTM Timern (GPTMTnR)** register.

In Input Edge Timing mode, the timer continues running after an edge event has been detected, but the timer interval can be changed at any time by writing the **GPTMTnILR** register. The change takes effect at the next cycle after the write.

10.3.6 16-Bit PWM Mode

A timer is configured to PWM mode using the following sequence:

- 1. Ensure the timer is disabled (the TnEN bit is cleared) before making any changes.
- 2. Write the GPTM Configuration (GPTMCFG) register with a value of 0x4.
- 3. In the GPTM Timer Mode (GPTMTnMR) register, set the TnAMS bit to 0x1, the TnCMR bit to 0x0, and the TnMR field to 0x2.
- 4. Configure the output state of the PWM signal (whether or not it is inverted) in the TREVENT field of the GPTM Control (GPTMCTL) register.
- 5. Load the timer start value into the GPTM Timern Interval Load (GPTMTnILR) register.
- 6. Load the GPTM Timern Match (GPTMTnMATCHR) register with the desired value.
- 7. If a prescaler is going to be used, configure the GPTM Timern Prescale (GPTMTnPR) register and the GPTM Timern Prescale Match (GPTMTnPMR) register.
- 8. Set the TnEN bit in the **GPTM Control (GPTMCTL)** register to enable the timer and begin generation of the output PWM signal.

In PWM Timing mode, the timer continues running after the PWM signal has been generated. The PWM period can be adjusted at any time by writing the **GPTMTnILR** register, and the change takes effect at the next cycle after the write.

10.4 Register Map

Table 10-2 on page 208 lists the GPTM registers. The offset listed is a hexadecimal increment to the register's address, relative to that timer's base address:

- Timer0: 0x4003.0000
- Timer1: 0x4003.1000
- Timer2: 0x4003.2000
- Timer3: 0x4003.3000

Table 10-2. Timers Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	GPTMCFG	R/W	0x0000.0000	GPTM Configuration	210
0x004	GPTMTAMR	R/W	0x0000.0000	GPTM TimerA Mode	211

Offset	Name	Туре	Reset	Description	See page
0x008	GPTMTBMR	R/W	0x0000.0000	GPTM TimerB Mode	213
0x00C	GPTMCTL	R/W	0x0000.0000	GPTM Control	215
0x018	GPTMIMR	R/W	0x0000.0000	GPTM Interrupt Mask	218
0x01C	GPTMRIS	RO	0x0000.0000	GPTM Raw Interrupt Status	220
0x020	GPTMMIS	RO	0x0000.0000	GPTM Masked Interrupt Status	221
0x024	GPTMICR	W1C	0x0000.0000	GPTM Interrupt Clear	222
0x028	GPTMTAILR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Interval Load	224
0x02C	GPTMTBILR	R/W	0x0000.FFFF	GPTM TimerB Interval Load	225
0x030	GPTMTAMATCHR	R/W	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA Match	226
0x034	GPTMTBMATCHR	R/W	0x0000.FFFF	GPTM TimerB Match	227
0x038	GPTMTAPR	R/W	0x0000.0000	GPTM TimerA Prescale	228
0x03C	GPTMTBPR	R/W	0x0000.0000	GPTM TimerB Prescale	229
0x040	GPTMTAPMR	R/W	0x0000.0000	GPTM TimerA Prescale Match	230
0x044	GPTMTBPMR	R/W	0x0000.0000	GPTM TimerB Prescale Match	231
0x048	GPTMTAR	RO	0x0000.FFFF (16-bit mode) 0xFFFF.FFFF (32-bit mode)	GPTM TimerA	232
0x04C	GPTMTBR	RO	0x0000.FFFF	GPTM TimerB	233

10.5 Register Descriptions

The remainder of this section lists and describes the GPTM registers, in numerical order by address offset.

Register 1: GPTM Configuration (GPTMCFG), offset 0x000

This register configures the global operation of the GPTM module. The value written to this register determines whether the GPTM is in 32- or 16-bit mode.

GPTM Configuration (GPTMCFG)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	, , ,		1 1	rese	rved	1 1		T	1	T	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	I			reserved			1		T	1		GPTMCFC	l G
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F			Name		Туре		Reset	Descr					_			
31:	31:3 reserved			RO		0x00	compa	atibility v	uld not re with futur oss a rea	e produ	cts, the v	alue of	a reserv	•		
2:0	D	C	GPTMCF	G	R/W		0x0	GPTN	I Config	uration						
							The G	PTMCFG	values a	are defi	ned as fo	ollows:				
								Valu	e Des	cription						
											-					

- 0x0 32-bit timer configuration.
- 0x1 32-bit real-time clock (RTC) counter configuration.
- 0x2 Reserved.
- 0x3 Reserved.
- 0x4-0x7 16-bit timer configuration, function is controlled by bits 1:0 of **GPTMTAMR** and **GPTMTBMR**.

Register 2: GPTM TimerA Mode (GPTMTAMR), offset 0x004

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TAAMS bit to 0x1, the TACMR bit to 0x0, and the TAMR field to 0x2.

GPTM TimerA Mode (GPTMTAMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x004 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· ·		1	rese	rved							'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei															U	
1	15	14	13	12	11 1	10	9	8	7	6	5	4	3	2	1	
					1		erved						TAAMS	TACMR		MR
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
100001		Ū	Ū	0	0	ů.	Ū	0	•	Ū	Ū	Ū	Ū	Ū	Ū	Ū
Bit/F	ield		Name		Туре		Reset	Descr	iption							
								~ ~							-	
31:	:4	I	reserved		RO		0x00							erved bit. a reserve		
													operatio			
3	3			TAAMS			0	GPTN	I TimerA	Alterna	te Mode	Select				
								Тро т		lues are	defined	l as follo	W/C.			
								THE I	AAMS VC		uenneu	1 43 10110	ws.			
								Value	Descri	ption						
								0	Captur	e mode	is enabl	ed.				
								1	PWM	node is	enabled					
									Note:					ust also d	lear the	TACMR
										bit a	nd set th	IE TAMR	field to (0x2.		
										_						
2			TACMR		R/W		0	GPTN	I TimerA	Capture	e Mode					
								The T	acmr va	lues are	defined	l as follo	WS:			
								Value	Descri	ption						
								0	Edge-0	Count m	ode.					

1 Edge-Time mode.

Bit/Field	Name	Туре	Reset	Description
1:0	TAMR	R/W	0x0	GPTM TimerA Mode
				The TAMR values are defined as follows:
				Value Description
				0x0 Reserved.
				0x1 One-Shot Timer mode.
				0x2 Periodic Timer mode.
				0x3 Capture mode.
				The Timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register (16-or 32-bit).
				In 16-bit timer configuration, TAMR controls the 16-bit timer modes for TimerA.

In 32-bit timer configuration, this register controls the mode and the contents of **GPTMTBMR** are ignored.

Register 3: GPTM TimerB Mode (GPTMTBMR), offset 0x008

This register configures the GPTM based on the configuration selected in the **GPTMCFG** register. When in 16-bit PWM mode, set the TBAMS bit to 0x1, the TBCMR bit to 0x0, and the TBMR field to 0x2.

GPTM TimerB Mode (GPTMTBMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x008 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· ·			rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
reser	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	1	1	12	· · ·		erved	· · · ·	/		5		TBAMS	TBCMR		MR
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:4		reserved		RO		0x00							erved bit.		
										oss a rea				a reserve n.	ed bit sr	iould be
3			TBAMS													
								The T	BAMS Va	lues are	defined	as follo	ws:			
								Value	Descri	otion						
								0		e mode	is enabl	ed.				
								1	•	node is						
									Note:					ust also d	clear the	TBCMR
										bit a	nd set th	e TBMR	field to (0x2.		
2			TBCMR		R/W		0	GPTM	l TimerB	Capture	Mode					
-		The TBCMR values a								oo follo						
								me T	BCMR V8	iues are	uenneo	as iulio	ws.			
								Value	Descri							
								0	0	Count m						
								1	Edao	Fimo mo	40					

1 Edge-Time mode.

Bit/Field	Name	Туре	Reset	Description
1:0	TBMR	R/W	0x0	GPTM TimerB Mode
				The TBMR values are defined as follows:
				Value Description
				0x0 Reserved.
				0x1 One-Shot Timer mode.
				0x2 Periodic Timer mode.
				0x3 Capture mode.
				The timer mode is based on the timer configuration defined by bits 2:0 in the GPTMCFG register.
				In 16-bit timer configuration, these bits control the 16-bit timer modes for TimerB.

In 32-bit timer configuration, this register's contents are ignored and **GPTMTAMR** is used.

Register 4: GPTM Control (GPTMCTL), offset 0x00C

This register is used alongside the **GPTMCFG** and **GMTMTnMR** registers to fine-tune the timer configuration, and to enable other features such as timer stall and the output trigger. The output trigger can be used to initiate transfers on the ADC module.

GPTM Control (GPTMCTL)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x00C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved						ı ı									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	reserved	TBPWML	TBOTE	reserved	TBEV	'ENT	TBSTALL	TBEN	reserved	TAPWML	TAOTE	RTCEN	TAE\	/ENT	TASTALL	TAEN
Type Reset	RO 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/Field		Name			Type Reset			Description								
31:15		r	reserved		RO		0x00	comp	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.							
14		TBPWML			R/W		0	GPTM TimerB PWM Output Level								
								The T	BPWML V	alues ar	e define	ed as foll	ows:			
								Value	e Descri	ption						
								0		t is unaff						
								1	Output	t is invert	ted.					
13		TBOTE			R/W		0	GPTM TimerB Output Trigger Enable								
								The TBOTE values are defined as follows:								
								Value	e Descri	ption						
								0 The output TimerB trigger is disabled.								
								1	The ou	ıtput Tim	ierB trig	ger is en	abled.			
12	2	r	reserved		RO		0	comp	atibility v	vith futur	e produ		alue of	a reserv	. To provi ed bit sh	

Bit/Field	Name	Туре	Reset	Description
11:10	TBEVENT	R/W	0x0	GPTM TimerB Event Mode
				The TBEVENT values are defined as follows:
				Value Description
				0x0 Positive edge.
				0x1 Negative edge.
				0x2 Reserved
				0x3 Both edges.
9	TBSTALL	R/W	0	GPTM TimerB Stall Enable
				The TBSTALL values are defined as follows:
				Value Description
				0 TimerB stalling is disabled.
				1 TimerB stalling is enabled.
8	TBEN	R/W	0	GPTM TimerB Enable
				The TBEN values are defined as follows:
				Value Description
				0 TimerB is disabled.
				1 TimerB is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6	TAPWML	R/W	0	GPTM TimerA PWM Output Level
				The TAPWML values are defined as follows:
				Value Description
				0 Output is unaffected.
				1 Output is inverted.
5	TAOTE	R/W	0	GPTM TimerA Output Trigger Enable
				The TAOTE values are defined as follows:
				Value Description
				0 The output TimerA trigger is disabled.
				1 The output TimerA trigger is enabled.

Bit/Field	Name	Туре	Reset	Description
4	RTCEN	R/W	0	GPTM RTC Enable
				The RTCEN values are defined as follows:
				Value Description
				0 RTC counting is disabled.
				1 RTC counting is enabled.
3:2	TAEVENT	R/W	0x0	GPTM TimerA Event Mode
5.2	TALVENT	FX/ ¥ ¥	0.00	
				The TAEVENT values are defined as follows:
				Value Description
				0x0 Positive edge.
				0x1 Negative edge.
				0x2 Reserved
				0x3 Both edges.
1	TASTALL	R/W	0	GPTM TimerA Stall Enable
				The TASTALL values are defined as follows:
				Value Description
				0 TimerA stalling is disabled.
				1 TimerA stalling is enabled.
0	TAEN	R/W	0	GPTM TimerA Enable
0			Ũ	The TAEN values are defined as follows:
				Value Description
				0 TimerA is disabled.
				1 TimerA is enabled and begins counting or the capture logic is enabled based on the GPTMCFG register.

Register 5: GPTM Interrupt Mask (GPTMIMR), offset 0x018

This register allows software to enable/disable GPTM controller-level interrupts. Writing a 1 enables the interrupt, while writing a 0 disables it.

GPTM Interrupt Mask (GPTMIMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x018 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		1	т т Т					rese	rved				1							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
[-	1	reserved		r	CBEIM	CBMIM	ТВТОІМ			rved	r	RTCIM	CAEIM	CAMIM	ΤΑΤΟΙΜ				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0				
Bit/Fi	eld		Name		Туре	F	Reset	Descri	ption											
31:1	11		reserved		RO	(0x00						of a rese value of							
								preser	ved acr	oss a re	ad-modi	fy-write	operatio	n.						
10)		CBEIM		R/W		0	GPTN	l Captur	eB Ever	nt Interru	pt Mask								
							The CBEIM values are defined as follows: Value Description													
							0 Interrupt is disabled.													
9			CBMIM		R/W		0	GPTN	l Captur	eB Matc	h Interru	ipt Mask	K							
								The C	BMIM Va	lues are	defined	l as follo	ws:							
								Value	Descri	ption										
								0	Interru	pt is disa	abled.									
								1	Interru	pt is ena	abled.									
8			TBTOIM		R/W		0	GPTN	l TimerE	3 Time-C	out Interr	upt Mas	k							
								The T	BTOIM	alues a	re define	ed as foll	ows:							
								Value	Descri	ption										
								0		pt is disa	abled.									
								1	Interru	pt is ena	abled.									
7:4	1		reserved		RO		0	compa	atibility v	vith futur	e produ	cts, the v	of a rese value of operatio	a reserv						

Bit/Field	Name	Туре	Reset	Description
3	RTCIM	R/W	0	GPTM RTC Interrupt Mask
				The RTCIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
2	CAEIM	R/W	0	GPTM CaptureA Event Interrupt Mask
				The CAEIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
1	CAMIM	R/W	0	GPTM CaptureA Match Interrupt Mask
				The CAMIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.
0	ΤΑΤΟΙΜ	R/W	0	GPTM TimerA Time-Out Interrupt Mask
				The TATOIM values are defined as follows:
				Value Description
				0 Interrupt is disabled.
				1 Interrupt is enabled.

Register 6: GPTM Raw Interrupt Status (GPTMRIS), offset 0x01C

This register shows the state of the GPTM's internal interrupt signal. These bits are set whether or not the interrupt is masked in the **GPTMIMR** register. Each bit can be cleared by writing a 1 to its corresponding bit in **GPTMICR**.

GPTM Raw Interrupt Status (GPTMRIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x01C Type RO, reset 0x0000.0000

Type ite,																	
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		•						rese	rved				1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
[1	reserved			CBERIS	CBMRIS	TBTORIS		rese	rved		RTCRIS	CAERIS	CAMRIS	TATORIS	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Bit/Fi	ield		Name		Туре	F	Reset	Descri	ption								
31:'	11	l	reserved		RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produc	cts, the	value of	a reserv	•		
10)		CBERIS RO 0 GPTM CaptureB Event Raw Interrupt This is the CaptureB Event interrupt status prior to masking.														
9																	
								This is	the Ca	ptureB N	latch int	errupt s	tatus pri	or to ma	sking.		
8		٦	FBTORIS		RO		0	GPTM	l TimerE	3 Time-O	ut Raw I	Interrup	t				
								This is	the Tin	nerB time	e-out inte	errupt st	atus prio	or to ma	sking.		
7:4	4	I	reserved		RO		0x0	compa	atibility v	uld not re vith futur oss a rea	e produc	ets, the v	value of	a reserv			
3			RTCRIS		RO		0	GPTM	RTC R	aw Inter	rupt						
								This is	the RT	C Event	interrup	t status	prior to i	masking			
2			CAERIS		RO		0	GPTM	l Captur	eA Even	t Raw In	iterrupt					
								This is	the Ca	ptureA E	vent inte	errupt st	atus prio	or to ma	sking.		
1			CAMRIS		RO		0	GPTM	l Captur	eA Matc	h Raw Ir	nterrupt					
								This is	the Ca	ptureA M	latch int	errupt s	tatus pri	or to ma	sking.		
0		-	TATORIS		RO		0	GPTM	l TimerA	Time-O	ut Raw I	Interrup	t				
								This th	ne Time	rA time-c	out interr	upt stat	us prior	to maski	ing.		

Register 7: GPTM Masked Interrupt Status (GPTMMIS), offset 0x020

This register show the state of the GPTM's controller-level interrupt. If an interrupt is unmasked in **GPTMIMR**, and there is an event that causes the interrupt to be asserted, the corresponding bit is set in this register. All bits are cleared by writing a 1 to the corresponding bit in **GPTMICR**.

GPTM Masked Interrupt Status (GPTMMIS)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x020 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
	l				1			reser	ved				1		1	•			
Type Reset	RO 0	RO 0	RO 0	RO RO <th< td=""></th<>															
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
	1		reserved			CBEMIS	CBMMIS	TBTOMIS		reser	ved		RTCMIS	CAEMIS	CAMMIS	TATOMIS			
Type Reset	RO 0	RO 0	RO 0																
Bit/Fi	ield		Name		Туре	F	Reset	Descri	ption										
31:′	11	I	reserved		RO	(0x00	compa	tibility v	vith future	e produc	cts, the v	alue of	a reserv	•				
10)	(CBEMIS		RO	RO 0 GPTM CaptureB Event Masked Interrupt This is the CaptureB event interrupt status after masking.													
9		(CBMMIS		RO		This is the CaptureB event interrupt status after masking.0 GPTM CaptureB Match Masked Interrupt												
						RO 0 GPTM CaptureB Match Masked Interrupt													
8		Т	BTOMIS		RO		0	GPTM	TimerB	Time-O	ut Mask	ed Inter	rupt						
								This is	the Tim	nerB time	e-out inte	errupt st	atus afte	er maski	ng.				
7:4	4	I	reserved		RO		0x0	compa	tibility v	vith future	e produc	cts, the v	alue of	a reserv					
3		I	RTCMIS		RO		0	GPTM	RTC M	lasked In	terrupt								
								This is	the RT	C event i	nterrupt	status	after ma	sking.					
2		(CAEMIS		RO		0	GPTM	Captur	eA Event	t Maske	d Interru	upt						
								This is	the Ca	ptureA ev	vent inte	errupt st	atus afte	r maskir	ng.				
1		(CAMMIS		RO		0	GPTM	Captur	eA Match	n Maske	d Interr	upt						
								This is	the Ca	ptureA m	atch int	errupt s	tatus aft	er maski	ing.				
0		г	TATOMIS		RO		0	GPTM	TimerA	Time-O	ut Mask	ed Inter	rupt						
								This is	the Tim	nerA time	-out inte	errupt st	atus afte	er maski	ng.				

Register 8: GPTM Interrupt Clear (GPTMICR), offset 0x024

This register is used to clear the status bits in the **GPTMRIS** and **GPTMMIS** registers. Writing a 1 to a bit clears the corresponding bit in the **GPTMRIS** and **GPTMMIS** registers.

GPTM Interrupt Clear (GPTMICR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x024 Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		1	1 1					reser	ved					1	1	•				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
			reserved			CBECINT	CBMCIN ⁻	TTBTOCINT		rese	rved		RTCCINT	CAECINT	CAMCINT	TATOCINT				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0				
Bit/F	ield		Name		Туре	F	Reset	Descri	ption											
31:	11		reserved		RO	(0x00	compa	tibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv						
10)	(CBECINT		W1C		0	GPTM	Captur	eB Even	nt Interru	pt Clea	r							
		The CBECINT values are defined as follows: Value Description																		
							0 The interrupt is unaffected.													
9		(CBMCINT	-	W1C		0	GPTM	Captur	eB Matc	h Interru	ipt Clea	ır							
								The CI	BMCINT	values	are defir	ned as f	ollows:							
								Value	Descri	ption										
								0		terrupt is										
								1	The in	terrupt is	s cleared	1.								
8		Т	BTOCIN	Г	W1C		0	GPTM	TimerE	8 Time-O	out Interr	upt Cle	ar							
								The TR	BTOCIN	T values	s are def	ined as	follows:							
								Value	Descri	ption										
								0	The in	terrupt is	sunaffeo	cted.								
								1	The in	terrupt is	s cleared	1.								
7:4	1		reserved		RO		0x0	compa	tibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv						

		_	_	
Bit/Field	Name	Туре	Reset	Description
3	RTCCINT	W1C	0	GPTM RTC Interrupt Clear
				The RTCCINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
2	CAECINT	W1C	0	GPTM CaptureA Event Interrupt Clear
				The CAECINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.
				1 The interrupt is cleared.
1	CAMCINT	W1C	0	GPTM CaptureA Match Raw Interrupt
				This is the CaptureA match interrupt status after masking.
0	TATOCINT	W1C	0	GPTM TimerA Time-Out Raw Interrupt
				The TATOCINT values are defined as follows:
				Value Description
				0 The interrupt is unaffected.

1 The interrupt is cleared.

Register 9: GPTM TimerA Interval Load (GPTMTAILR), offset 0x028

This register is used to load the starting count value into the timer. When GPTM is configured to one of the 32-bit modes, **GPTMTAILR** appears as a 32-bit register (the upper 16-bits correspond to the contents of the **GPTM TimerB Interval Load (GPTMTBILR)** register). In 16-bit mode, the upper 16 bits of this register read as 0s and have no effect on the state of **GPTMTBILR**.

GPTM TimerA Interval Load (GPTMTAILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x028 Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode) 29 25 24 22 21 20 17 16 31 30 28 27 26 23 19 18 TAILRH Туре R/W Reset 0 0 0 0 1 1 0 15 14 12 10 9 6 13 11 8 7 5 4 3 2 1 0 TAILRL R/W Туре R/W R/W Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Bit/Field Name Туре Reset Description 0xFFFF 31:16 TAILRH R/W GPTM TimerA Interval Load Register High (32-bit mode) When configured for 32-bit mode via the **GPTMCFG** register, the **GPTM** 0x0000 (16-bit TimerB Interval Load (GPTMTBILR) register loads this value on a mode) write. A read returns the current value of GPTMTBILR. In 16-bit mode, this field reads as 0 and does not have an effect on the state of GPTMTBILR. TAILRL 15:0 R/W 0xFFFF GPTM TimerA Interval Load Register Low For both 16- and 32-bit modes, writing this field loads the counter for TimerA. A read returns the current value of GPTMTAILR.

Register 10: GPTM TimerB Interval Load (GPTMTBILR), offset 0x02C

This register is used to load the starting count value into TimerB. When the GPTM is configured to a 32-bit mode, GPTMTBILR returns the current value of TimerB and ignores writes.

GPTM TimerB Interval Load (GPTMTBILR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x02C Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		r		1	rese	rved	1		1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0						
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							1	TBI	LRL	1	1			1	1	'
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1						
Bit/F	ield		Name		Туре											
31:	16		reserved		RO	0:	x0000	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
15	:0		TBILRL		R/W	0>	<pre>kFFFF</pre>	GPTM	1 TimerE	3 Interva	l Load F	Register				
											•	ured as a bit mode,		-		

return the current value of **GPTMTBILR**.

Register 11: GPTM TimerA Match (GPTMTAMATCHR), offset 0x030

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerA Match (GPTMTAMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x030

Type R/W, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1 1				1 1	TAN	IRH					1	1		
Type Reset	R/W 0	R/W 1	R/W 1	R/W 0	R/W	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	R/W 1	R/W 1	R/W 1	R/W 1	R/W 0	
Reber						-			-	-							
ſ	15	14	13	12	11 I I	10	9	8	7	6	5	4	3	2	1	0	
					L			TAN					L				
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	
Bit/Fi	ield		Name		Туре	F	Reset	Descri	iption								
31:1	16		TAMRH		R/W												
						0x00	oit mode) 00 (16-bit node)	GPTM	ICFG re		is value	is comp	ared to	RTC) mo the uppe			
										, this fie ITBMAT		as 0 an	d does r	ot have	an effec	t on the	
15:	0		TAMRL		R/W	0>	ĸFFFF	GPTN	I TimerA	Match I	Register	Low					
								GPTM	ICFG re		is value	is comp	ared to	RTC) mo the lowe		ie	
									•	red for P e duty cy		-		ong with signal.	GPTMT	AILR,	
								GPTM numbe	TAILR,	determir je events	nes how	many ec	lge even	alue alor Its are co Value ir	ounted. T		

Register 12: GPTM TimerB Match (GPTMTBMATCHR), offset 0x034

This register is used in 32-bit Real-Time Clock mode and 16-bit PWM and Input Edge Count modes.

GPTM TimerB Match (GPTMTBMATCHR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x034 Type R/W, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					 		1	rese	rved	, , ,				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		 		I	TBN	MRL	1 1				I	1	
Type Reset	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1	R/W 1								
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved		RO	0	x0000	compa	atibility	uld not re with futur ross a rea	e produ	cts, the v	alue of	a reserv		
15	:0		TBMRL		R/W	0:	xFFFF	GPTN	1 Timerl	B Match I	Register	Low				
									•	ured for P ne duty cy				•	GPTM1	BILR,

When configured for Edge Count mode, this value along with **GPTMTBILR**, determines how many edge events are counted. The total number of edge events counted is equal to the value in **GPTMTBILR** minus this value.

Register 13: GPTM TimerA Prescale (GPTMTAPR), offset 0x038

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerA Prescale (GPTMTAPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			r r		1	rese	rved	1				1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		1			I	I	TAF	SR	1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	0		TAPSR		R/W		0x00	GPTM	1 TimerA	Presca	le					
									egister lo register		value or	n a write.	A read	returns t	he curre	nt value

Refer to Table 10-1 on page 202 for more details and an example.

Register 14: GPTM TimerB Prescale (GPTMTBPR), offset 0x03C

This register allows software to extend the range of the 16-bit timers when operating in one-shot or periodic mode.

GPTM TimerB Prescale (GPTMTBPR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x03C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,				T	rese	rved	1	1	· · ·		1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	•		1	1	TBP	rsr	1	1	'
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	C		TBPSR		R/W		0x00	GPTM	1 TimerE	8 Presca	le					
									egister lo register		value o	n a write.	A read	returns t	he curre	nt value

Refer to Table 10-1 on page 202 for more details and an example.

Register 15: GPTM TimerA Prescale Match (GPTMTAPMR), offset 0x040

This register effectively extends the range of **GPTMTAMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerA Prescale Match (GPTMTAPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x040 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · ·		1	rese	rved						1	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•			l	TAPS	SMR	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:0)		TAPSMR		R/W		0x00	GPTM	1 TimerA	Presca	e Match	ı				
										ised aloi ising a p	0	BPTMTA	МАТСН	R to det	ect time	r match

Register 16: GPTM TimerB Prescale Match (GPTMTBPMR), offset 0x044

This register effectively extends the range of **GPTMTBMATCHR** to 24 bits when operating in 16-bit one-shot or periodic mode.

GPTM TimerB Prescale Match (GPTMTBPMR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x044 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1 I		r		1	rese	rved					r	r	
Type Reset	RO 0	RO	RO	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO
Reset	U	0	0	U	0	U	U	0	0	0	0	0	U	U	U	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1					TBP	SMR	I	1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:	D		TBPSMR	l	R/W		0x00	GPTM	1 TimerB	Prescal	le Match	ı				
										ised alor ising a p	•	BPTMTB	MATCH	IR to det	ect time	r match

Register 17: GPTM TimerA (GPTMTAR), offset 0x048

This register shows the current value of the TimerA counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM TimerA (GPTMTAR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x048

Type RO, reset 0x0000.FFFF (16-bit mode) and 0xFFFF.FFFF (32-bit mode)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	· ·		і і І		1 1	TA	I RH	· · · ·					1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	1	1	0	1	0	1	1	1	1	0	1	1	1	1	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1 1				1 1	TA	RL				1		1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		TARH		RO	0:	ĸFFFF	GPTN	1 TimerA	Registe	er High					
						0x00	oit mode) 00 (16-bit node)	If the	GPTMC ICFG is						ead. If th	ıe
15	0		TARL		RO	0:	ĸFFFF	GPTM	1 TimerA	Registe	er Low					
								excep	d returns it in Inpu st edge e	t Edge C						•

<u>查询"LM3S1138"供应商</u> Register 18: GPTM TimerB (GPTMTBR), offset 0x04C

This register shows the current value of the TimerB counter in all cases except for Input Edge Count mode. When in this mode, this register contains the time at which the last edge event took place.

GPTM TimerB (GPTMTBR)

Timer0 base: 0x4003.0000 Timer1 base: 0x4003.1000 Timer2 base: 0x4003.2000 Timer3 base: 0x4003.3000 Offset 0x04C Type RO, reset 0x0000.FFFF

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r 1		T	rese	rved	· · · ·		, , ,		r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	I				I	ТВ	I RL					I	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
Bit/F			Name		Туре		Reset	Descri	•							
31:	16		reserved		RO	0	x0000	compa	atibility v	ith futur	e produ	e value o octs, the v ify-write o	alue of	a reserv		
15:	0		TBRL		RO	0:	xFFFF	GPTN	1 TimerE							
								excep		t Edge C		ue of the (ode, whe				•

<u>查询"LM3S1138"供应商</u> 11 Watchdog Timer


A watchdog timer can generate nonmaskable interrupts (NMIs) or a reset when a time-out value is reached. The watchdog timer is used to regain control when a system has failed due to a software error or due to the failure of an external device to respond in the expected way.

The Stellaris[®] Watchdog Timer module consists of a 32-bit down counter, a programmable load register, interrupt generation logic, a locking register, and user-enabled stalling.

The Watchdog Timer can be configured to generate an interrupt to the controller on its first time-out, and to generate a reset signal on its second time-out. Once the Watchdog Timer has been configured, the lock register can be written to prevent the timer configuration from being inadvertently altered.

11.1 Block Diagram





11.2 Functional Description

The Watchdog Timer module generates the first time-out signal when the 32-bit counter reaches the zero state after being enabled; enabling the counter also enables the watchdog timer interrupt. After the first time-out event, the 32-bit counter is re-loaded with the value of the **Watchdog Timer Load (WDTLOAD)** register, and the timer resumes counting down from that value. Once the

Watchdog Timer has been configured, the **Watchdog Timer Lock (WDTLOCK)** register is written, which prevents the timer configuration from being inadvertently altered by software.

If the timer counts down to its zero state again before the first time-out interrupt is cleared, and the reset signal has been enabled (via the WatchdogResetEnable function), the Watchdog timer asserts its reset signal to the system. If the interrupt is cleared before the 32-bit counter reaches its second time-out, the 32-bit counter is loaded with the value in the WDTLOAD register, and counting resumes from that value.

If **WDTLOAD** is written with a new value while the Watchdog Timer counter is counting, then the counter is loaded with the new value and continues counting.

Writing to **WDTLOAD** does not clear an active interrupt. An interrupt must be specifically cleared by writing to the **Watchdog Interrupt Clear (WDTICR)** register.

The Watchdog module interrupt and reset generation can be enabled or disabled as required. When the interrupt is re-enabled, the 32-bit counter is preloaded with the load register value and not its last state.

11.3 Initialization and Configuration

To use the WDT, its peripheral clock must be enabled by setting the WDT bit in the **RCGC0** register. The Watchdog Timer is configured using the following sequence:

- 1. Load the **WDTLOAD** register with the desired timer load value.
- 2. If the Watchdog is configured to trigger system resets, set the RESEN bit in the WDTCTL register.
- 3. Set the INTEN bit in the WDTCTL register to enable the Watchdog and lock the control register.

If software requires that all of the watchdog registers are locked, the Watchdog Timer module can be fully locked by writing any value to the **WDTLOCK** register. To unlock the Watchdog Timer, write a value of 0x1ACC.E551.

11.4 Register Map

Table 11-1 on page 235 lists the Watchdog registers. The offset listed is a hexadecimal increment to the register's address, relative to the Watchdog Timer base address of 0x4000.0000.

Offset	Name	Туре	Reset	Description	See page
0x000	WDTLOAD	R/W	0xFFFF.FFFF	Watchdog Load	237
0x004	WDTVALUE	RO	0xFFFF.FFFF	Watchdog Value	238
0x008	WDTCTL	R/W	0x0000.0000	Watchdog Control	239
0x00C	WDTICR	WO	-	Watchdog Interrupt Clear	240
0x010	WDTRIS	RO	0x0000.0000	Watchdog Raw Interrupt Status	241
0x014	WDTMIS	RO	0x0000.0000	Watchdog Masked Interrupt Status	242
0x418	WDTTEST	R/W	0x0000.0000	Watchdog Test	243
0xC00	WDTLOCK	R/W	0x0000.0000	Watchdog Lock	244

Table 11-1. Watchdog Timer Register Map

Offset	Name	Туре	Reset	Description	See page
0xFD0	WDTPeriphID4	RO	0x0000.0000	Watchdog Peripheral Identification 4	245
0xFD4	WDTPeriphID5	RO	0x0000.0000	Watchdog Peripheral Identification 5	246
0xFD8	WDTPeriphID6	RO	0x0000.0000	Watchdog Peripheral Identification 6	247
0xFDC	WDTPeriphID7	RO	0x0000.0000	Watchdog Peripheral Identification 7	248
0xFE0	WDTPeriphID0	RO	0x0000.0005	Watchdog Peripheral Identification 0	249
0xFE4	WDTPeriphID1	RO	0x0000.0018	Watchdog Peripheral Identification 1	250
0xFE8	WDTPeriphID2	RO	0x0000.0018	Watchdog Peripheral Identification 2	251
0xFEC	WDTPeriphID3	RO	0x0000.0001	Watchdog Peripheral Identification 3	252
0xFF0	WDTPCellID0	RO	0x0000.000D	Watchdog PrimeCell Identification 0	253
0xFF4	WDTPCellID1	RO	0x0000.00F0	Watchdog PrimeCell Identification 1	254
0xFF8	WDTPCellID2	RO	0x0000.0005	Watchdog PrimeCell Identification 2	255
0xFFC	WDTPCellID3	RO	0x0000.00B1	Watchdog PrimeCell Identification 3	256

11.5 Register Descriptions

The remainder of this section lists and describes the WDT registers, in numerical order by address offset.

Register 1: Watchdog Load (WDTLOAD), offset 0x000

This register is the 32-bit interval value used by the 32-bit counter. When this register is written, the value is immediately loaded and the counter restarts counting down from the new value. If the **WDTLOAD** register is loaded with 0x0000.0000, an interrupt is immediately generated.

Watchdog Load (WDTLOAD) Base 0x4000.0000 Offset 0x000 Type R/W, reset 0xFFFF.FFF 31 30 29 28 27 26 25 24 23 22 21 20 19 17 16 18 WDTLoad R/W R/W R/W R/W Туре R/W Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 15 10 9 8 7 6 2 0 14 13 12 11 5 3 1 4 WDTLoad Туре R/W Reset 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 Bit/Field Name Reset Description Туре 31:0 WDTLoad R/W 0xFFF.FFFF Watchdog Load Value

Register 2: Watchdog Value (WDTVALUE), offset 0x004

This register contains the current count value of the timer.

Watchdog Value (WDTVALUE)

Base 0x4000.0000 Offset 0x004 Type RO, reset 0xFFF.FFFF

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			1 1	WDT	I Value		ſ	ſ	1	1		·
І Туре	RO	RO	RO	RO	RO	RO	RO	RO								
Reset	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	1				WDT	Value		I			1		,
Type Reset	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1	RO 1								
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:	0	W	/DTValu	е	RO	0xFF	FF.FFFF	Watch	ndog Vali	ue						
								Curre	nt value	of the 3	2-bit dov	vn count	er.			

Register 3: Watchdog Control (WDTCTL), offset 0x008

This register is the watchdog control register. The watchdog timer can be configured to generate a reset signal (on second time-out) or an interrupt on time-out.


When the watchdog interrupt has been enabled, all subsequent writes to the control register are ignored. The only mechanism that can re-enable writes is a hardware reset.

Watchd Base 0x4 Offset 0x0	000.000	-	DTCTL)												
Type R/W	, reset 0				07		05						10	10	47	10
I	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
l									rved				l			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
,	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							rese	erved							RESEN	INTEN
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	2	r	reserved		RO		0x00	compa		ith futur	e produo	cts, the v	alue of a	a reserv	To prov ved bit sh	
1			RESEN		R/W		0	Watch	idog Res	et Enab	le					
								The R	esen va	lues are	defined	as follo	ws:			
								Value	Descri	otion						
								0	Disable	ed.						
								1	Enable	the Wat	tchdog r	nodule r	eset out	put.		
0			INTEN		R/W		0	Watch	ndog Inte	rrupt En	able					
								The I	nten va	lues are	defined	as follo	ws:			
								Value	Descri	otion						
								0		pt event I by a ha			this bit is	set, it o	can only	be
								1					enabled,	all writ	es are ig	nored.

Register 4: Watchdog Interrupt Clear (WDTICR), offset 0x00C

This register is the interrupt clear register. A write of any value to this register clears the Watchdog interrupt and reloads the 32-bit counter from the **WDTLOAD** register. Value for a read or reset is indeterminate.

Watchdog Interrupt Clear (WDTICR)



Register 5: Watchdog Raw Interrupt Status (WDTRIS), offset 0x010

This register is the raw interrupt status register. Watchdog interrupt events can be monitored via this register if the controller interrupt is masked.

Watchdog Raw Interrupt Status (WDTRIS)

Base 0x4000.0000 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		,	1 1		r r 1		1	rese	rved	, , ,		· · ·		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1				1	reserved		1				1	1	WDTRIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descri	iption							
31:	:1		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value c cts, the v ify-write c	alue of	a reserv		
0			WDTRIS		RO		0	Watch	dog Ra	w Interru	pt Statı	IS				
								Gives	the raw	interrup	t state (prior to m	nasking) of WD	TINTR.	

Register 6: Watchdog Masked Interrupt Status (WDTMIS), offset 0x014

This register is the masked interrupt status register. The value of this register is the logical AND of the raw interrupt bit and the Watchdog interrupt enable bit.

Watchdog Masked Interrupt Status (WDTMIS)

Base 0x4000.0000 Offset 0x014 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	rved I	1	1	1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei									-			U			0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					1	reserved	1	1	1	1		1	1	WDTMIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:1		reserved		RO		0x00	compa	atibility v	vith futur	re produ	e value o cts, the v ify-write o	alue of	a reserv	•	
0)		WDTMIS	i	RO		0	Watch	ndog Ma	sked Int	errupt S	tatus				
								Gives	the mas	sked inte	errupt sta	ate (after	maskin	g) of the		ITR

interrupt.

Register 7: Watchdog Test (WDTTEST), offset 0x418

This register provides user-enabled stalling when the microcontroller asserts the CPU halt flag during debug.

Watchdog Test (WDTTEST)

Base 0x4000.0000 Offset 0x418 Type R/W, reset 0x0000.0000

21	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		1 I	l l		1	rese	rved	Í			1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	reserved			1	STALL		1		res	erved	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	R/W	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31			Name	4	Type RO		Reset 0x00	Descr	•	ould not	rely on t	he value	of a rea	served bi	it. To pro	vide
				A			0,00	compa	atibility	with fut	ure prod		value c	of a reser		hould be
8	5		STALL		R/W		0	Watch	ndog St	tall Enat	ole					
								debug	ger, th	e watch	dog time	[®] microc r stops co ner resur	ounting	. Once th		a controller
7:	0		reserved	ł	RO		0x00	compa	atibility	with fut	ure prod	he value ucts, the dify-write	value c	of a reser	•	vide hould be

September 02, 2007

Watchdog Lock (WDTLOCK)

Register 8: Watchdog Lock (WDTLOCK), offset 0xC00

Writing 0x1ACC.E551 to the **WDTLOCK** register enables write access to all other registers. Writing any other value to the **WDTLOCK** register re-enables the locked state for register writes to all the other registers. Reading the **WDTLOCK** register returns the lock status rather than the 32-bit value written. Therefore, when write accesses are disabled, reading the **WDTLOCK** register returns 0x0000.0001 (when locked; otherwise, the returned value is 0x0000.0000 (unlocked)).

vvalunu	юу со		LOCK	,												
Base 0x4 Offset 0x0 Type R/W	C00	00 0x0000.00	00													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		Ì	1	1	r r I		Ì	WDT	I Lock	Î		1	1	1	T	
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		I	1	1	ı ı ı		1	WDT	I Lock	1	I	1	1	I	I	·
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:0	V	VDTLoc	k	R/W	0	x0000	Watch	ndog Loo	ck						
								write a		value 0x A write c pdates.					0 0	

A read of this register returns the following values:

Value Description

0x0000.0001 Locked

0x0000.0000 Unlocked

Register 9: Watchdog Peripheral Identification 4 (WDTPeriphID4), offset 0xFD0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 4 (WDTPeriphID4)

Base 0x4000.0000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'					1	rese	reserved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1		ſ	r	I PI	I D4 I	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	Bit/Field		Name			Type Reset		Descr	Description							
31:	31:8 reserved				RO 0x00		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:	0		PID4		RO		0x00	WDT	Periphe	al ID Re	egister[7	:0]				


Register 10: Watchdog Peripheral Identification 5 (WDTPeriphID5), offset 0xFD4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 5 (WDTPeriphID5)

Base 0x4000.0000

Offset 0xFD4 Type RO, reset 0x0000.0000



Register 11: Watchdog Peripheral Identification 6 (WDTPeriphID6), offset 0xFD8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 6 (WDTPeriphID6)

Base 0x4000.0000

Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1					1	rese	rved					1	1	1	
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		•		rese	rved		•	•	PID6								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	ield		Name		Type Reset		Descr	iption									
31:	31:8 reserved				RO	0x00		compa	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit sho preserved across a read-modify-write operation.								
7:0 PID6		PID6		RO		0x00	WDT	T Peripheral ID Register[23:16]									


Register 12: Watchdog Peripheral Identification 7 (WDTPeriphID7), offset 0xFDC

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 7 (WDTPeriphID7)

Base 0x4000.0000

Offset 0xFDC Type RO, reset 0x0000.0000



Register 13: Watchdog Peripheral Identification 0 (WDTPeriphID0), offset 0xFE0

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 0 (WDTPeriphID0)

Base 0x4000.0000

Offset 0xFE0 Type RO, reset 0x0000.0005

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		T	1		, , ,		1	rese	rved	1		1			1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		•		rese	rved		•	1		I		PI	D0		1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1		
Bit/F	Bit/Field		Name			Type Reset			Description									
31:	31:8		reserved		RO	0x00		compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.									
7:0	7:0 PID0		PID0		RO		0x05 Watc		Watchdog Peripheral ID Register[7:0]									

Register 14: Watchdog Peripheral Identification 1 (WDTPeriphID1), offset 0xFE4

The **WDTPeriphIDn** registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 1 (WDTPeriphID1)

Base 0x4000.0000

Offset 0xFE4 Type RO, reset 0x0000.0018

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved	I		I	1	I	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset												0			0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•		1		PI	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
Bit/F	Bit/Field		Name		Type Reset		Reset	Descr	iption							
31:	31:8 reserved				RO 0)		0x00	compa	Software should not rely on the value of a reserved bit. To compatibility with future products, the value of a reserved preserved across a read-modify-write operation.							
7:0			PID1		RO	RO 0x18		Watch	Watchdog Peripheral ID Register[15:8]							

Register 15: Watchdog Peripheral Identification 2 (WDTPeriphID2), offset 0xFE8

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 2 (WDTPeriphID2)

Base 0x4000.0000

Offset 0xFE8 Type RO, reset 0x0000.0018

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1					1	rese	rved I		1	1	1 1	1	J		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved								PID2								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0	
Bit/F	Bit/Field		Name			Type Re			Description								
31:	31:8		reserved		RO	00x0 C		compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
7:0		PID2			RO	RO 0x		Watch	Watchdog Peripheral ID Register[23:16]								

Register 16: Watchdog Peripheral Identification 3 (WDTPeriphID3), offset 0xFEC

The WDTPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog Peripheral Identification 3 (WDTPeriphID3)

Base 0x4000.0000

Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1			, i		1	rese	erved	l	1	1	1	1	J	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
Resei	U	0	0	0	0	0	0	0	U	0	U	U	0	U	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		•		rese	rved		•	1	PID3								
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	
Bit/F	Bit/Field		Name			Type Reset		Descr	iption								
31	31:8 reserved				RO	2O 0x00		compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.								
7:	0		PID3		RO		0x01	Watch	ndog Pei	ripheral I	ID Regis	ter[31:2	4]				

Register 17: Watchdog PrimeCell Identification 0 (WDTPCellID0), offset 0xFF0

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 0 (WDTPCellID0)

Base 0x4000.0000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		'					1	rese	erved	•	•	•		•	•	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	rved		1	1		r	1	l CI	1 D0	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility v rved acr	vith futur	e produ	cts, the v	value of	a reserv	•	vide nould be
7:	0		CID0		RO		0x0D	Watch	ndog Prir	meCell I	D Regis	ter[7:0]				

Register 18: Watchdog PrimeCell Identification 1 (WDTPCellID1), offset 0xFF4

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 1 (WDTPCellID1)

Base 0x4000.0000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1		T	r r I		,	rese	rved			ı			1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	-	rese	rved		1	1		r	1	CI	D1	r	1	r
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Reset 0 Bit/Field			Name		Туре		Reset	Descr	iption							
31:	:8		reserved	ł	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reserv	•	
7:0	0		CID1		RO		0xF0	Watch	ndog Prir	meCell I	D Regis	ter[15:8]				

Register 19: Watchdog PrimeCell Identification 2 (WDTPCellID2), offset 0xFF8

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 2 (WDTPCelIID2)

Base 0x4000.0000 Offset 0xFF8 Type RO, reset 0x0000.0005

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
				•			•	rese	rved			•			•	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		'	1	rese	rved		1	•		ſ	1	CI	D2	I	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:8		reserved	1	RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
7:0	0		CID2		RO		0x05	Watch	idog Prii	neCell I	D Regis	ter[23:16	5]			

Register 20: Watchdog PrimeCell Identification 3 (WDTPCellID3), offset 0xFFC

The WDTPCellIDn registers are hard-coded and the fields within the register determine the reset value.

Watchdog PrimeCell Identification 3 (WDTPCellID3)

Base 0x4000.0000 Offset 0xFFC Type RO, reset 0x0000.00B1

31 30 29 28 27 26 25 24 23 22 21 20 19 18 Type RO																	
Type ResetRO 0R		31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Reset 0 <td></td> <td></td> <td>T</td> <td>T</td> <td>1</td> <td>ı ı</td> <td></td> <td>1</td> <td>rese</td> <td>I erved</td> <td>r</td> <td>T</td> <td>1</td> <td>r 1</td> <td>1</td> <td>1</td> <td>1</td>			T	T	1	ı ı		1	rese	I erved	r	T	1	r 1	1	1	1
15 14 13 12 11 10 9 8 7 6 5 4 3 2 Type RO RO </td <td>Туре</td> <td>RO</td>	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Type RO <	Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Type RO Image: State st		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset 0 0 0 0 0 0 1 1 1 0 0 Bit/Field Name Type Reset Description 31:8 reserved RO 0x00 Software should not rely on the value of a reserved to compatibility with future products, the value of a reserved across a read-modify-write operation.			1	1	rese	erved		1	1		1	T	CI	D3	1	T	1
Bit/Field Name Type Reset Description 31:8 reserved RO 0x00 Software should not rely on the value of a reserved to compatibility with future products, the value of a reserved across a read-modify-write operation.	Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
31:8 reserved RO 0x00 Software should not rely on the value of a reserved to compatibility with future products, the value of a reserved across a read-modify-write operation.	Reset	0	0	0	0	0	0	0	0	1	0	1	1	0	0	0	1
compatibility with future products, the value of a rese preserved across a read-modify-write operation.	Bit/F	ield		Name		Туре		Reset	Descr	iption							
7:0 CID3 RO 0xB1 Watchdog PrimeCell ID Register[31:24]	31:8			reserved	d	RO		0x00	comp	atibility v	vith futu	re produ	ucts, the v	alue of	a reserv	•	
	7:0			CID3		RO		0xB1	Watch	ndog Prir	meCell I	D Regis	ster[31:24	1]			

<u>查询"LM3S1138"供应商</u> 12 Analog-to-Digital Converter (ADC)

An analog-to-digital converter (ADC) is a peripheral that converts a continuous analog voltage to a discrete digital number.

The Stellaris[®] ADC module features 10-bit conversion resolution and supports eight input channels, plus an internal temperature sensor. The ADC module contains a programmable sequencer which allows for the sampling of multiple analog input sources without controller intervention. Each sample sequence provides flexible programming with fully configurable input source, trigger events, interrupt generation, and sequence priority.

The Stellaris[®] ADC provides the following features:

- Eight analog input channels
- Single-ended and differential-input configurations
- Internal temperature sensor
- Sample rate of one million samples/second
- Four programmable sample conversion sequences from one to eight entries long, with corresponding conversion result FIFOs
- Flexible trigger control
 - Controller (software)
 - Timers
 - Analog Comparators
 - GPIO
- Hardware averaging of up to 64 samples for improved accuracy

12.1 Block Diagram




Figure 12-1. ADC Module Block Diagram

12.2 Functional Description

The Stellaris[®] ADC collects sample data by using a programmable sequence-based approach instead of the traditional single or double-sampling approach found on many ADC modules. Each *sample sequence* is a fully programmed series of consecutive (back-to-back) samples, allowing the ADC to collect data from multiple input sources without having to be re-configured or serviced by the controller. The programming of each sample in the sample sequence includes parameters such as the input source and mode (differential versus single-ended input), interrupt generation on sample completion, and the indicator for the last sample in the sequence.

12.2.1 Sample Sequencers

The sampling control and data capture is handled by the Sample Sequencers. All of the sequencers are identical in implementation except for the number of samples that can be captured and the depth of the FIFO. Table 12-1 on page 258 shows the maximum number of samples that each Sequencer can capture and its corresponding FIFO depth. In this implementation, each FIFO entry is a 32-bit word, with the lower 10 bits containing the conversion result.

Sequencer	Number of Samples	Depth of FIFO
SS3	1	1
SS2	4	4
SS1	4	4
SS0	8	8

For a given sample sequence, each sample is defined by two 4-bit nibbles in the ADC Sample Sequence Input Multiplexer Select (ADCSSMUXn) and ADC Sample Sequence Control (ADCSSCTLn) registers, where "n" corresponds to the sequence number. The ADCSSMUXn nibbles select the input pin, while the ADCSSCTLn nibbles contain the sample control bits corresponding to parameters such as temperature sensor selection, interrupt enable, end of sequence, and differential input mode. Sample Sequencers are enabled by setting the respective ASENn bit in the ADC Active Sample Sequencer (ADCACTSS) register, but can be configured before being enabled.

When configuring a sample sequence, multiple uses of the same input pin within the same sequence is allowed. In the **ADCSSCTLn** register, the Interrupt Enable (IE) bits can be set for any combination of samples, allowing interrupts to be generated after every sample in the sequence if necessary. Also, the END bit can be set at any point within a sample sequence. For example, if Sequencer 0 is used, the END bit can be set in the nibble associated with the fifth sample, allowing Sequencer 0 to complete execution of the sample sequence after the fifth sample.

After a sample sequence completes execution, the result data can be retrieved from the ADC Sample Sequence Result FIFO (ADCSSFIFOn) registers. The FIFOs are simple circular buffers that read a single address to "pop" result data. For software debug purposes, the positions of the FIFO head and tail pointers are visible in the ADC Sample Sequence FIFO Status (ADCSSFSTATn) registers along with FULL and EMPTY status flags. Overflow and underflow conditions are monitored using the ADCOSTAT and ADCUSTAT registers.

12.2.2 Module Control

Outside of the Sample Sequencers, the remainder of the control logic is responsible for tasks such as interrupt generation, sequence prioritization, and trigger configuration.

Most of the ADC control logic runs at the ADC clock rate of 14-18 MHz. The internal ADC divider is configured automatically by hardware when the system XTAL is selected. The automatic clock divider configuration targets 16.667 MHz operation for all Stellaris[®] devices.

12.2.2.1 Interrupts

The Sample Sequencers dictate the events that cause interrupts, but they don't have control over whether the interrupt is actually sent to the interrupt controller. The ADC module's interrupt signal is controlled by the state of the MASK bits in the **ADC Interrupt Mask (ADCIM)** register. Interrupt status can be viewed at two locations: the **ADC Raw Interrupt Status (ADCRIS)** register, which shows the raw status of a Sample Sequencer's interrupt signal, and the **ADC Interrupt Status and Clear (ADCISC)** register, which shows the logical AND of the **ADCRIS** register's INR bit and the **ADCIM** register's MASK bits. Interrupts are cleared by writing a 1 to the corresponding IN bit in **ADCISC**.

12.2.2.2 Prioritization

When sampling events (triggers) happen concurrently, they are prioritized for processing by the values in the **ADC Sample Sequencer Priority (ADCSSPRI)** register. Valid priority values are in the range of 0-3, with 0 being the highest priority and 3 being the lowest. Multiple active Sample Sequencer units with the same priority do not provide consistent results, so software must ensure that all active Sample Sequencer units have a unique priority value.

12.2.2.3 Sampling Events

Sample triggering for each Sample Sequencer is defined in the **ADC Event Multiplexer Select** (ADCEMUX) register. The external peripheral triggering sources vary by Stellaris[®] family member,

but all devices share the "Controller" and "Always" triggers. Software can initiate sampling by setting the CH bits in the **ADC Processor Sample Sequence Initiate (ADCPSSI)** register.

When using the "Always" trigger, care must be taken. If a sequence's priority is too high, it is possible to starve other lower priority sequences.

12.2.3 Hardware Sample Averaging Circuit

Higher precision results can be generated using the hardware averaging circuit, however, the improved results are at the cost of throughput. Up to 64 samples can be accumulated and averaged to form a single data entry in the sequencer FIFO. Throughput is decreased proportionally to the number of samples in the averaging calculation. For example, if the averaging circuit is configured to average 16 samples, the throughput is decreased by a factor of 16.

By default the averaging circuit is off and all data from the converter passes through to the sequencer FIFO. The averaging hardware is controlled by the **ADC Sample Averaging Control (ADCSAC)** register (see page 275). There is a single averaging circuit and all input channels receive the same amount of averaging whether they are single-ended or differential.

12.2.4 Analog-to-Digital Converter

The converter itself generates a 10-bit output value for selected analog input. Special analog pads are used to minimize the distortion on the input.

12.2.5 Test Modes

There is a user-available test mode that allows for loopback operation within the digital portion of the ADC module. This can be useful for debugging software without having to provide actual analog stimulus. This mode is available through the **ADC Test Mode Loopback (ADCTMLB)** register (see page 288).


12.2.6 Internal Temperature Sensor

The internal temperature sensor provides an analog temperature reading as well as a reference voltage. The voltage at the output terminal SENSO is given by the following equation:

SENSO = 2.7 - ((T + 55) / 75)

This relation is shown in Figure 12-2 on page 261.

查询"LM3S1138"供应商 Figure 12-2. Internal Temperature Sensor Characteristic



12.3 Initialization and Configuration

In order for the ADC module to be used, the PLL must be enabled and using a supported crystal frequency (see the **RCC** register). Using unsupported frequencies can cause faulty operation in the ADC module.

12.3.1 Module Initialization

Initialization of the ADC module is a simple process with very few steps. The main steps include enabling the clock to the ADC and reconfiguring the Sample Sequencer priorities (if needed).

The initialization sequence for the ADC is as follows:

- 1. Enable the ADC clock by writing a value of 0x0001.0000 to the **RCGC1** register (see page 95).
- 2. If required by the application, reconfigure the Sample Sequencer priorities in the **ADCSSPRI** register. The default configuration has Sample Sequencer 0 with the highest priority, and Sample Sequencer 3 as the lowest priority.

12.3.2 Sample Sequencer Configuration

Configuration of the Sample Sequencers is slightly more complex than the module initialization since each sample sequence is completely programmable.

The configuration for each Sample Sequencer should be as follows:

- Ensure that the Sample Sequencer is disabled by writing a 0 to the corresponding ASEN bit in the ADCACTSS register. Programming of the Sample Sequencers is allowed without having them enabled. Disabling the Sequencer during programming prevents erroneous execution if a trigger event were to occur during the configuration process.
- 2. Configure the trigger event for the Sample Sequencer in the **ADCEMUX** register.
- **3.** For each sample in the sample sequence, configure the corresponding input source in the **ADCSSMUXn** register.

- 4. For each sample in the sample sequence, configure the sample control bits in the corresponding nibble in the **ADCSSCTLn** register. When programming the last nibble, ensure that the END bit is set. Failure to set the END bit causes unpredictable behavior.
- 5. If interrupts are to be used, write a 1 to the corresponding MASK bit in the **ADCIM** register.
- 6. Enable the Sample Sequencer logic by writing a 1 to the corresponding ASEN bit in the **ADCACTSS** register.

12.4 Register Map

Table 12-2 on page 262 lists the ADC registers. The offset listed is a hexadecimal increment to the register's address, relative to the ADC base address of 0x4003.8000.

Offset	Name	Туре	Reset	Description	See page
0x000	ADCACTSS	R/W	0x0000.0000	ADC Active Sample Sequencer	264
0x004	ADCRIS	RO	0x0000.0000	ADC Raw Interrupt Status	265
0x008	ADCIM	R/W	0x0000.0000	ADC Interrupt Mask	266
0x00C	ADCISC	R/W1C	0x0000.0000	ADC Interrupt Status and Clear	267
0x010	ADCOSTAT	R/W1C	0x0000.0000	ADC Overflow Status	268
0x014	ADCEMUX	R/W	0x0000.0000	ADC Event Multiplexer Select	269
0x018	ADCUSTAT	R/W1C	0x0000.0000	ADC Underflow Status	272
0x020	ADCSSPRI	R/W	0x0000.3210	ADC Sample Sequencer Priority	273
0x028	ADCPSSI	WO	-	ADC Processor Sample Sequence Initiate	274
0x030	ADCSAC	R/W	0x0000.0000	ADC Sample Averaging Control	275
0x040	ADCSSMUX0	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 0	276
0x044	ADCSSCTL0	R/W	0x0000.0000	ADC Sample Sequence Control 0	278
0x048	ADCSSFIF00	RO	0x0000.0000	ADC Sample Sequence Result FIFO 0	281
0x04C	ADCSSFSTAT0	RO	0x0000.0100	ADC Sample Sequence FIFO 0 Status	282
0x060	ADCSSMUX1	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 1	283
0x064	ADCSSCTL1	R/W	0x0000.0000	ADC Sample Sequence Control 1	284
0x068	ADCSSFIF01	RO	0x0000.0000	ADC Sample Sequence Result FIFO 1	281
0x06C	ADCSSFSTAT1	RO	0x0000.0100	ADC Sample Sequence FIFO 1 Status	282
0x080	ADCSSMUX2	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 2	283
0x084	ADCSSCTL2	R/W	0x0000.0000	ADC Sample Sequence Control 2	284
0x088	ADCSSFIF02	RO	0x0000.0000	ADC Sample Sequence Result FIFO 2	281
0x08C	ADCSSFSTAT2	RO	0x0000.0100	ADC Sample Sequence FIFO 2 Status	282
0x0A0	ADCSSMUX3	R/W	0x0000.0000	ADC Sample Sequence Input Multiplexer Select 3	286

Table 12-2. ADC Register Map

Offset	Name	Туре	Reset	Description	See page
0x0A4	ADCSSCTL3	R/W	0x0000.0002	ADC Sample Sequence Control 3	287
0x0A8	ADCSSFIFO3	RO	0x0000.0000	ADC Sample Sequence Result FIFO 3	281
0x0AC	ADCSSFSTAT3	RO	0x0000.0100	ADC Sample Sequence FIFO 3 Status	282
0x100	ADCTMLB	R/W	0x0000.0000	ADC Test Mode Loopback	288

12.5 Register Descriptions

The remainder of this section lists and describes the ADC registers, in numerical order by address offset.

Register 1: ADC Active Sample Sequencer (ADCACTSS), offset 0x000

This register controls the activation of the Sample Sequencers. Each Sample Sequencer can be enabled/disabled independently.

ADC Active Sample Sequencer (ADCACTSS)

Base 0x4003.8000 Offset 0x000 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved					1	l	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	1					res	erved	1		1	1	1	ASEN3	ASEN2	ASEN1	ASEN0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:	4	reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be														vide
															ed bit sh	ould be
								prese	rved acr	oss a re	ad-modi	fy-write	operatio	n.		
3			ASEN3		R/W		0	ADC S	SS3 Ena	ble						
								Specif	fies whe	ther Sar	nple Se	uencer	3 is ena	bled. If s	set. the s	ample
								seque	nce log		•	•	ive. Othe		-	•
								inactiv	/e.							
2			ASEN2		R/W		0	ADC S	SS2 Ena	ble						
								Specif	fies whe	ther Sar	nole Se	nuencer	2 is ena	bled If s	set the s	ample
													ive. Othe			
								inactiv	/e.							
1			ASEN1		R/W		0	ADC S	SS1 Ena	able						
								Specif	fies whe	ther Sar	nple Se	uencer	1 is ena	bled. If s	set. the s	ample
								seque	nce logi		•	•	ive. Othe		-	•
								inactiv	/e.							
0			ASEN0		R/W		0	ADC S	SS0 Ena	able						
								Specif	fies whe	ther Sar	nple Se	quencer	0 is ena	bled. If s	set, the s	ample
													ive. Othe			

inactive.

Register 2: ADC Raw Interrupt Status (ADCRIS), offset 0x004

This register shows the status of the raw interrupt signal of each Sample Sequencer. These bits may be polled by software to look for interrupt conditions without having to generate controller interrupts.

ADC Raw Interrupt Status (ADCRIS)

Base 0x4003.8000 Offset 0x004 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					· · ·			rese	rved			1				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	erved						INR3	INR2	INR1	INR0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei	U	U	0	0	0	U	U	0	U	0	0	U	U	U	0	0
			N		T		D 4	Deres								
Bit/Fi	leia		Name		Туре		Reset	Descr	iption							
31:	4	I	reserved		RO		0x00	Softw	are sho	uld not re	ely on th	e value o	of a rese	erved bit	To prov	ride
								•		vith futur	•	-			ed bit sh	ould be
								prese	rved acr	oss a rea	ad-modi	ty-write	operatio	n.		
3			INR3		RO		0	SS3 F	Raw Inte	rrupt Sta	atus					
								Set by	/ hardwa	are when	a samp	le with it	s respec	tive AD	CSSCTL	3 IE bit
									•	d conver	sion. Th	is bit is o	cleared l	oy writing	g a 1 to t	the
								ADCI	SC IN3	bit.						
2			INR2		RO		0	SS2 F	Raw Inte	rrupt Sta	atus					
								Set h	/ hardwa	are when	a samn	le with it	s resner	tive AD(SSCTI	2 TE hit
										d conver						
								ADCI	SC IN2	bit.				-	-	
1			INR1		RO		0	SS1 F	?aw Inte	rrupt Sta	atus					
					NO		U			•		1				4 h 14
								,		are when d conver	•		•			
									SC IN1					-,		
~							0	000	0000 104-	munt Ct-						
0			INR0		RO		0			rrupt Sta						
								,		are when	•		•			
								nas co	Junhiete	d conver	5000. IN	IS DILIS (Jeared I	Jy writing	yailoi	uie

has completed conversion. This bit is cleared by writing a 1 to the **ADCISC** IN0 bit.

Register 3: ADC Interrupt Mask (ADCIM), offset 0x008

This register controls whether the Sample Sequencer raw interrupt signals are promoted to controller interrupts. The raw interrupt signal for each Sample Sequencer can be masked independently.

ADC Interrupt Mask (ADCIM)

Base 0x4003.8000 Offset 0x008 Type R/W, reset 0x0000.0000

туре к/м	31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			т т					rese	rved	1				1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						res	erved		1	-	-	-	MASK3	MASK2	MASK1	MASK0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:4		reserved		RO		0x00	compa	atibility v	uld not re with futur oss a rea	e produ	cts, the	value of	a reserv		
3	3		MASK3		R/W		0	SS3 li	nterrupt	Mask						
3 MASK3 K/VV U								(ADC	RIS regi w interru	ether the ister INR upt signa	3 bit) is	promote	ed to a c	ontroller	interrup	t. If set,
2	2		MASK2		R/W		0	SS2 li	nterrupt	Mask						
								(ADC	RIS regi w interru	ether the ister INR upt signa	2 bit) is	promote	ed to a c	ontroller	interrup	t. If set,
1			MASK1		R/W		0	SS1 li	nterrupt	Mask						
								(ADC	RIS regi w interru	ether the ister INR upt signa	1 bit) is	promote	ed to a c	ontroller	interrup	t. If set,
0)		MASK0		R/W		0	SS0 li	nterrupt	Mask						
								(ADC	RIS regi w interru	ther the ster INR upt signa	0 bit) is	promote	ed to a c	ontroller	interrup	t. If set,

it is not.

Register 4: ADC Interrupt Status and Clear (ADCISC), offset 0x00C

This register provides the mechanism for clearing interrupt conditions, and shows the status of controller interrupts generated by the Sample Sequencers. When read, each bit field is the logical AND of the respective INR and MASK bits. Interrupts are cleared by writing a 1 to the corresponding bit position. If software is polling the ADCRIS instead of generating interrupts, the INR bits are still cleared via the ADCISC register, even if the IN bit is not set.

ADC Interrupt Status and Clear (ADCISC)

Base 0x4003.8000 Offset 0x00C Type R/W1C, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,		31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I	1	ľ			Ì	rese	rved	1 1		Ì	1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Report	Ŭ	Ū	0	0	Ū	Ū	0	0	0	Ū	Ū	Ū	Ū	0	0	Ū
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		•	· ·	res	erved	•				•	IN3	IN2	IN1	INO
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	R/W1C
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/Fi	iold		Name		Туре		Reset	Descr	intion							
DIVI	iciu		Name		Type		Reset	Desci	iption							
31:	4	I	reserved		RO		0x00	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operatio	a reserv	•	
3			IN3		R/W10	;	0	SS3 li	nterrupt	Status a	nd Clea	r				
								provid	ling a lev		d interru	pt to the	ASK3 ar			
2			IN2		R/W10	;	0	SS2 li	nterrupt	Status a	nd Clea	r				
								provid	ling a lev		d interru	pt to the	ASK2 ar			
1			IN1		R/W10	;	0	SS1 li	nterrupt	Status a	nd Clea	r				
								provid	ling a lev		d interru	pt to the	ASK1 ar			
0			IN0		R/W10	;	0	SS0 li	nterrupt	Status a	nd Clea	r				
								provid	ling a lev		d interru	pt to the	ASK0 ar			

Register 5: ADC Overflow Status (ADCOSTAT), offset 0x010

This register indicates overflow conditions in the Sample Sequencer FIFOs. Once the overflow condition has been handled by software, the condition can be cleared by writing a 1 to the corresponding bit position.

ADC Overflow Status (ADCOSTAT)

Base 0x4003.8000 Offset 0x010 Type R/W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	ľ		r r		r r		Ì	rese	rved	, i	ľ		I			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	erved		-	-	-		OV3	OV2	OV1	OV0
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W1C 0	R/W1C 0	R/W1C 0	R/W1C 0
Bit/F	ield		Name		Туре	F	Reset	Descri	iption							
31	:4	r	reserved		RO		0x00								To prov	
									rved acro						ed bit sh	ouid be
3			OV3		R/W1C	;	0	SS3 F	IFO Ove	erflow						
								overflo When bit is s	ow condi an overf	tion whe low is de rdware t	ere the F etected, f to indica	IFO is f the mos	ull and a t recent	write wa	3 has hit as reque Iropped a pped dat	sted. and this
2			OV2		R/W1C	;	0	SS2 F	IFO Ove	erflow						
								overflo When bit is s	ow condi an overf	tion whe low is de rdware t	ere the F etected, f to indica	IFO is f the mos	ull and a t recent	write wa write is d	2 has hit as reque Iropped a pped dat	sted. and this
1			OV1		R/W1C	;	0	SS1 F	IFO Ove	erflow						
								overflo When bit is s	ow condi an overf	tion whe low is de rdware t	ere the F etected, t to indica	IFO is f the mos	ull and a trecent	write wa	1 has hit as reque Iropped a pped dat	sted. and this
0			OV0		R/W1C	;	0	SS0 F	IFO Ove	erflow						
								overflo When bit is s	ow condi an overf	tion whe low is de rdware t	ere the F etected, f to indica	IFO is f the mos	ull and a t recent	write wa	0 has hit as reque Iropped a pped dat	sted. and this

Register 6: ADC Event Multiplexer Select (ADCEMUX), offset 0x014

The **ADCEMUX** selects the event (trigger) that initiates sampling for each Sample Sequencer. Each Sample Sequencer can be configured with a unique trigger source.

ADC Event Multiplexer Select (ADCEMUX)

Base 0x4003.8000 Offset 0x014 Type R/W, reset 0x0000.0000

уре к/м	, reset of	0000.00	00													
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1				1	reserv	ved	1	1	1		1		1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	ľ	E	M3	1		E	M2	'		E	M1	1		E	40	1
Type	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Reset	0	U	U	0	U	0	U	0	U	U	U	U	U	U	U	U
Bit/Fi	eld		Name		Туре		Reset	Descrip	otion							
31:′	16		reserved		RO		0x00	compa	tibility v	uld not re with futur ross a re	e produ	cts, the v	value of	a reserv		
15:1	12		EM3		R/W		0x00	SS3 Tr	igger S	Select						
								This fie	ld sele	ects the ti	rigger so	ource for	Sample	Sequer	ncer 3.	
								The va	lid con	figuratior	ns for thi	s field a	re:			
								Value	Eve	ent						
								0x0	Cor	ntroller (c	lefault)					
								0x1	Ana	alog Com	parator	0				
								0x2	Ana	alog Com	parator	1				
								0x3	Ana	alog Com	parator	2				
								0x4	Ext	ernal (GF	PIO PB4	·)				
								0x5	Tim	er						
								0x6	Res	served						
								0x7	Res	served						
								0x8	Res	served						
								0x9-0x	E res	erved						
								0xF	Alw	ays (con	tinuousl	y sample	e)			

Bit/Field	Name	Туре	Reset	Description
11:8	EM2	R/W	0x00	SS2 Trigger Select
				This field selects the trigger source for Sample Sequencer 2.
				The valid configurations for this field are:
				Value Event
				0x0 Controller (default)
				0x1 Analog Comparator 0
				0x2 Analog Comparator 1
				0x3 Analog Comparator 2
				0x4 External (GPIO PB4)
				0x5 Timer
				0x6 Reserved
				0x7 Reserved
				0x8 Reserved
				0x9-0xE reserved
				0xF Always (continuously sample)
7:4	EM1	R/W	0x00	SS1 Trigger Select
				This field selects the trigger source for Sample Sequencer 1.
				The valid configurations for this field are:
				The valid configurations for this field are: Value Event
				Value Event
				Value Event 0x0 Controller (default)
				ValueEvent0x0Controller (default)0x1Analog Comparator 0
				ValueEvent0x0Controller (default)0x1Analog Comparator 00x2Analog Comparator 1
				ValueEvent0x0Controller (default)0x1Analog Comparator 00x2Analog Comparator 10x3Analog Comparator 2
				ValueEvent0x0Controller (default)0x1Analog Comparator 00x2Analog Comparator 10x3Analog Comparator 20x4External (GPIO PB4)
				ValueEvent0x0Controller (default)0x1Analog Comparator 00x2Analog Comparator 10x3Analog Comparator 20x4External (GPIO PB4)0x5Timer
				ValueEvent0x0Controller (default)0x1Analog Comparator 00x2Analog Comparator 10x3Analog Comparator 20x4External (GPIO PB4)0x5Timer0x6Reserved
				ValueEvent0x0Controller (default)0x1Analog Comparator 00x2Analog Comparator 10x3Analog Comparator 20x4External (GPIO PB4)0x5Timer0x6Reserved0x7Reserved
				ValueEvent0x0Controller (default)0x1Analog Comparator 00x2Analog Comparator 10x3Analog Comparator 20x4External (GPIO PB4)0x5Timer0x6Reserved0x7Reserved0x8Reserved

Bit/Field	Name	Туре	Reset	Description
3:0	EM0	R/W	0x00	SS0 Trigger Select
				This field selects the trigger source for Sample Sequencer 0.
				The valid configurations for this field are:
				Value Event
				0x0 Controller (default)
				0x1 Analog Comparator 0
				0x2 Analog Comparator 1
				0x3 Analog Comparator 2
				0x4 External (GPIO PB4)
				0x5 Timer
				0x6 Reserved
				0x7 Reserved
				0x8 Reserved
				0x9-0xE reserved
				0xF Always (continuously sample)

Register 7: ADC Underflow Status (ADCUSTAT), offset 0x018

This register indicates underflow conditions in the Sample Sequencer FIFOs. The corresponding underflow condition can be cleared by writing a 1 to the relevant bit position.

ADC Underflow Status (ADCUSTAT)

Base 0x4003.8000 Offset 0x018 Type R/W1C, reset 0x0000.0000

Type R/W	V1C, rese	t 0x0000	0.0000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	1		1 1				1	rese	erved	ĺ				Í		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	pe RO RO <th< td=""><td>UV1</td><td>UV0</td></th<>							UV1	UV0							
Type Reset															R/W1C 0	R/W1C 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
					• •				•							
31	:4		reserved		RO		0x00	compa	atibility	with futur	e produ	cts, the	value of	a reserv	•	
3	3		UV3		R/W10	;	0	SS3 F	FIFO Un	derflow						
								under The p	flow cor roblema	dition wh tic read	nere the does no	FIFO is e t move t	empty ar he FIFO	nd a read	was req	uested.
2	2		UV2		R/W10	;	0	SS2 F	FIFO Un	derflow						
								under The p	flow cor roblema	dition wh tic read	nere the does no	FIFO is e t move t	empty ar he FIFO	id a read	was req	uested.
1			UV1		R/W10	;	0	SS1 F	FIFO Un	derflow						
								under The p	flow cor roblema	dition wh tic read	nere the does no	FIFO is e t move t	empty ar he FIFO	nd a read	was req	uested.
0)		UV0		R/W10	;	0	SS0 F	IFO Un	derflow	RO RO RO RO RO O O O O O O O O O O O O					
								under	flow cor	dition wh	nere the	FIFO is e	empty ar	id a read	was req	uested.

returned. This bit is cleared by writing a 1.

Register 8: ADC Sample Sequencer Priority (ADCSSPRI), offset 0x020

This register sets the priority for each of the Sample Sequencers. Out of reset, Sequencer 0 has the highest priority, and sample sequence 3 has the lowest priority. When reconfiguring sequence priorities, each sequence must have a unique priority or the ADC behavior is inconsistent.

ADC Sample Sequencer Priority (ADCSSPRI)

Base 0x4003.8000 Offset 0x020 Type R/W, reset 0x0000.3210

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•						rese	rved						•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	rese	erved	SS	63	reser	ved	s	1 S2	rese	rved	S	51	rese	rved	S	50
Type Reset	RO 0	RO 0	R/W 1	R/W 1	RO 0	RO 0	R/W 1	R/W 0	RO 0	RO 0	R/W 0	R/W 1	RO 0	RO 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	14	I	reserved		RO		0x00	comp	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv	•	
13:	12		SS3		R/W		0x3	SS3 F	Priority							
								encoc and 3	ling of S is lowes ely mapp	contains ample So st. The pr bed. ADC	equence riorities a	er 3. A pi assigned	riority er d to the \$	icoding o Sequenc	of 0 is hi cers mus	ghest st be
11:1	10	ı	reserved		RO		0x0	comp	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv	•	
9:8	8		SS2		R/W		0x2	SS2 F	Priority							
										contains ample S			d value	that spe	cifies the	e priority
7:0	6	I	reserved		RO		0x0	comp	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv	•	
5:4	4		SS1		R/W		0x1	SS1 F	Priority							
										contains ample S			d value	that spe	cifies the	e priority
3::	2	I	reserved		RO		0x0	comp	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv	•	
1:0	0		SS0		R/W		0x0	SS0 F	Priority							
										contains ample S			d value	that spe	cifies the	e priority

Register 9: ADC Processor Sample Sequence Initiate (ADCPSSI), offset 0x028

This register provides a mechanism for application software to initiate sampling in the Sample Sequencers. Sample sequences can be initiated individually or in any combination. When multiple sequences are triggered simultaneously, the priority encodings in **ADCSSPRI** dictate execution order.

ADC Processor Sample Sequence Initiate (ADCPSSI)

Base 0x4003.8000

Offset 0x028 Type WO, reset -

								• ·								
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	erved				I			
Type Reset	WO -	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO	WO
Resei						-		-	-			-	-	-	-	-
ſ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	
					1		erved		I				SS3	SS2	SS1	SS0
Type Reset	WO -	WO -	WO	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO -	WO	WO -	WO -
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption							
31:	4		reserved		WO		-	Softw	are shou	ıld not re	ely on the	e value	of a rese	erved bit.	. To prov	vide
								comp	atibility v	ith futur/	e produ	cts, the v	value of	a reserv		
								prese	rved acr	oss a rea	ad-modi	fy-write	operatio	n.		
3			SS3		WO		-	SS3 I	nitiate							
								Only a	a write b	v softwa	re is vali	d; a rea	d of the	register	returns	no
								mean	ingful da	ta. Wher	n set by s	oftware	, samplir	ig is trigg	jered on	Sample
								Seque regist	encer 3, er	assumin	ig the Se	equence	er is enal	oled in th	ne ADC	ACTSS
								-								
2			SS2		WO		-	SS2 I	nitiate							
									a write b	,		-		•		
									ingful da encer 2,							
								regist		abbarrin	ig the ot	squenee				
1			SS1		WO			0011	nitiate							
I			331		000		-									
									a write b ingful da							
									encer 1,							
								regist	er.							
0			SS0		WO		-	SS0 I	nitiate							
								Only a	a write b	y softwa	re is val	d; a rea	d of the	register	returns	no
									•					0 00		Sample
								regist	encer 0, er.	assumn	iy ine Se	equence	i is enal			40133
								0								

Register 10: ADC Sample Averaging Control (ADCSAC), offset 0x030

This register controls the amount of hardware averaging applied to conversion results. The final conversion result stored in the FIFO is averaged from 2 AVG consecutive ADC samples at the specified ADC speed. If AVG is 0, the sample is passed directly through without any averaging. If AVG=6, then 64 consecutive ADC samples are averaged to generate one result in the sequencer FIFO. An AVG = 7 provides unpredictable results.

ADC Sample Averaging Control (ADCSAC)

Base 0x4003.8000 Offset 0x030

Offset 0x030 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		1 1		1	rese	rved	1 1		1		1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1		, , ,		reserved			1 1		1	1 1		AVG	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:3		reserved		RO		0x00	compa	atibility v	uld not re with futur ross a rea	e produ	cts, the v	value of	a reserv		
2:	0		AVG		R/W		0x0	Hardw	are Ave	eraging C	Control					
								sampl	es. The	amount c AVG field ates unp	d can be	e any val	ue betw			
								Value	Descr	iption						
								0x0	No ha	rdware o	versam	pling				
								0x1	2x hai	dware ov	versamp	oling				

0x2

0x3

0x4 0x5

0x6 0x7

Reserved

4x hardware oversampling 8x hardware oversampling

16x hardware oversampling

32x hardware oversampling 64x hardware oversampling

Register 11: ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0), offset 0x040

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 0.

This register is 32-bits wide and contains information for eight possible samples.

ADC Sample Sequence Input Multiplexer Select 0 (ADCSSMUX0)

Base 0x4003.8000 Offset 0x040 Type R/W, reset 0x0000.0000

7 1	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	reserved		MUX7		reserved		MUX6		reserved		MUX5		reserved		MUX4	
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0
Reset																
	15 reserved	14	13 MUX3	12	11 reserved	10	9 MUX2	8	7 reserved	6	5 MUX1	4	3 reserved	2	1 MUX0	0
Туре	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Desci	ription							
3	1		reserved		RO		0	Softw	are shou	ld not re	ely on the	e value	of a rese	ved bit	. To prov	ide
								comp	atibility w	ith futur/	e produc	cts, the	value of a operatior	a reserv	•	
30:	28		MUX7		R/W		0	8th S	ample In	put Sele	ect					
								The M	UX7 field	is used	during th	ne eightl	n sample	of a seq	uence ex	kecuted
								with t	he Samp	le Sequ	encer. It	specifie	es which o	of the a	nalog inp	outs is
													sion. The value of			
								ADC1		01	,	• •				
2	7	I	reserved		RO		0	Softw	are shou	ld not re	ely on the	e value	of a rese	ved bit	. To prov	ide
													value of a operatior		ed bit sh	ould be
								piese		JSS a 16	au-moui	ly-write	operation			
26:	24		MUX6		R/W		0	7th S	ample Inj	put Sele	ect					
													enth sam and speci			
													gital conv			anaiog
2	3	,	reserved		RO		0	Softw	are shou	ld not re	alv on the	a value	of a rese	wed hit	To provi	ide
2	0				no		U	comp	atibility w	ith futur/	e produc	cts, the	value of a	a reserv		
								prese	rved acro	oss a re	ad-modi	fy-write	operatior	1.		
22:	20		MUX5		R/W		0	6th S	ample Inj	put Sele	ect					
											-		sample of			
									he Samp led for th	•		•	fies whicl ersion.	n of the	analog ir	nputs is
	•				50			·							-	
1	9	I	reserved		RO		0						of a reserverse		•	
											•		operatior			

Bit/Field	Name	Туре	Reset	Description
18:16	MUX4	R/W	0	5th Sample Input Select
				The MUX4 field is used during the fifth sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
15	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
14:12	MUX3	R/W	0	4th Sample Input Select
				The MUX3 field is used during the fourth sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
11	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
10:8	MUX2	R/W	0	3rd Sample Input Select
				The MUX2 field is used during the third sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
7	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
6:4	MUX1	R/W	0	2nd Sample Input Select
				The MUX1 field is used during the second sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog-to-digital conversion.
3	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.
2:0	MUX0	R/W	0	1st Sample Input Select
				The MUX0 field is used during the first sample of a sequence executed with the Sample Sequencer and specifies which of the analog inputs is sampled for the analog to divital conversion

sampled for the analog-to-digital conversion.

Register 12: ADC Sample Sequence Control 0 (ADCSSCTL0), offset 0x044

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 0. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between.

This register is 32-bits wide and contains information for eight possible samples.

ADC Sample Sequence Control 0 (ADCSSCTL0)

	.,	×0000.00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
_	TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0							
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
3′	1		TS7		R/W		0	8th Sa	ample Te	mp Sen	sor Sele	ct				
								and s senso	S7 bit is pecifies f r is read er is read	the inpu . Otherv	t source	of the sa	ample. If	set, the	temper	ature
30	D		IE7		R/W		0	8th Sa	ample In	terrupt E	nable					
								and s the er registe When	E7 bit is pecifies y nd of the er is set, this bit i al to have	whether sample the inte s set, th	the raw s conver rrupt is p e raw inf	interrup rsion. If f promoted terrupt is	t signal (the MASI d to a co s asserte	(INR0 bi (0 bit in (0 ntroller- ed, other	t) is asse the ADC level inte wise it is	erted a CIM errupt. s not.
29	9		END7		R/W		0	8th Sa	ample is	End of \$	Sequenc	e				
								possib after t even t the EN which	ND7 bit in ble to end he samp hough th nD bit sol only has nD0 bit so	d the sec le conta le fields mewher s a singl	quence c ining a s may be r e within	on any sa et END a non-zero the sequ	ample po are not r . It is rec uence. (S	osition. S equeste juired the Sample S	Samples d for con at softwa Sequenc	define iversio ire writ cer 3,
								Settin	g this bit	indicate	es that th	iis samp	le is the	last in tl	ne seque	ence.
28	В		D7		R/W		0	8th Sa	ample Di	ff Input	Select					
28 D7 R/W 0 8th Sample D The D7 bit inc The correspo "i", where the does not hav differentially s									orrespon here the p not have	ding AD paired ir a differ	CSSMU	Xx nibble "2i and	le must t 2i+1". T	be set to The temp	the pair perature	numb sensc
27	7		TS6		R/W		0	7th Sa	ample Te	mp Sen	sor Sele	ct				

LM3S1138 Microcontroller

查询"LM3S1138"供应商

Bit/Field	Name	Туре	Reset	Description
26	IE6	R/W	0	7th Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the seventh sample.
25	END6	R/W	0	7th Sample is End of Sequence
				Same definition as END7 but used during the seventh sample.
24	D6	R/W	0	7th Sample Diff Input Select
				Same definition as ${\ensuremath{\mathbb D}} 7$ but used during the seventh sample.
23	TS5	R/W	0	6th Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the sixth sample.
22	IE5	R/W	0	6th Sample Interrupt Enable
				Same definition as IE7 but used during the sixth sample.
21	END5	R/W	0	6th Sample is End of Sequence
				Same definition as END7 but used during the sixth sample.
20	D5	R/W	0	6th Sample Diff Input Select
				Same definition as $D7$ but used during the sixth sample.
19	TS4	R/W	0	5th Sample Temp Sensor Select
				Same definition as $TS7$ but used during the fifth sample.
18	IE4	R/W	0	5th Sample Interrupt Enable
4-		D 444		Same definition as IE7 but used during the fifth sample.
17	END4	R/W	0	5th Sample is End of Sequence Same definition as END7 but used during the fifth sample.
40	D4		0	
16	D4	R/W	0	5th Sample Diff Input Select Same definition as D7 but used during the fifth sample.
15	TS3	R/W	0	4th Sample Temp Sensor Select
15	100	N/W	0	Same definition as TS7 but used during the fourth sample.
14	IE3	R/W	0	4th Sample Interrupt Enable
			Ũ	Same definition as IE7 but used during the fourth sample.
13	END3	R/W	0	4th Sample is End of Sequence
				Same definition as END7 but used during the fourth sample.
12	D3	R/W	0	4th Sample Diff Input Select
				Same definition as D7 but used during the fourth sample.
11	TS2	R/W	0	3rd Sample Temp Sensor Select
				Same definition as TS7 but used during the third sample.

Bit/Field	Name	Туре	Reset	Description
10	IE2	R/W	0	3rd Sample Interrupt Enable
				Same definition as IE7 but used during the third sample.
9	END2	R/W	0	3rd Sample is End of Sequence
				Same definition as END7 but used during the third sample.
8	D2	R/W	0	3rd Sample Diff Input Select
				Same definition as ${\ensuremath{\mathbb D}} 7$ but used during the third sample.
7	TS1	R/W	0	2nd Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable
				Same definition as IE7 but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence
				Same definition as $\mathtt{END7}$ but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence
				Same definition as $\mathtt{END7}$ but used during the first sample.
				Since this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the first sample.

Register 13: ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0), offset 0x048 Register 14: ADC Sample Sequence Result FIFO 1 (ADCSSFIFO1), offset 0x068 Register 15: ADC Sample Sequence Result FIFO 2 (ADCSSFIFO2), offset 0x088 Register 16: ADC Sample Sequence Result FIFO 3 (ADCSSFIFO3), offset 0x0A8

This register contains the conversion results for samples collected with the Sample Sequencer (the **ADCSSFIF00** register is used for Sample Sequencer 0, **ADCSSFIF01** for Sequencer 1, **ADCSSFIF02** for Sequencer 2, and **ADCSSFIF03** for Sequencer 3). Reads of this register return conversion result data in the order sample 0, sample 1, and so on, until the FIFO is empty. If the FIFO is not properly handled by software, overflow and underflow conditions are registered in the **ADCOSTAT** and **ADCUSTAT** registers.

ADC Sample Sequence Result FIFO 0 (ADCSSFIFO0)

Base 0x4003.8000 Offset 0x048 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	r r		1	rese	rved		1	1	1	1	1	1
					<u> </u>				I							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1		1	1	1			<u> </u>		· · · ·		r – – –	1	, <u> </u>		<u>,</u>	<u> </u>
			res	erved	_				_		D	ATA				
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	10		reserved	t	RO		0x00	Softwa	are shou	ıld not re	ely on th	e value o	of a rese	erved bit	. To prov	/ide
								compa	atibility w	vith futur	e produ	cts, the v	value of	a reserv	ed bit sh	nould be
											•	ify-write				
												,				
9:	0		DATA		RO		0x00	Conve	ersion Re	esult Da	ta					
0.	•		<u>_</u>					Conversion Result Data								

Register 17: ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0), offset 0x04C

Register 18: ADC Sample Sequence FIFO 1 Status (ADCSSFSTAT1), offset 0x06C

Register 19: ADC Sample Sequence FIFO 2 Status (ADCSSFSTAT2), offset 0x08C

Register 20: ADC Sample Sequence FIFO 3 Status (ADCSSFSTAT3), offset 0x0AC

This register provides a window into the Sample Sequencer, providing full/empty status information as well as the positions of the head and tail pointers. The reset value of 0x100 indicates an empty FIFO. The **ADCSSFSTAT0** register provides status on FIF0, **ADCSSFSTAT1** on FIFO1, **ADCSSFSTAT2** on FIFO2, and **ADCSSFSTAT3** on FIFO3.

ADC Sample Sequence FIFO 0 Status (ADCSSFSTAT0)

Base 0x4003.8000 Offset 0x04C

Offset 0x04C Type RO, reset 0x0000.0100

, i · · · · ,																				
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		1 1		1		1		rese	rved			1			1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
									_		_									
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		reserved		FULL		reserved		EMPTY		HP	TR			TP	TR					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0				
Bit/F	ield		Name		Туре	F	Reset	Descr	iption											
								0 Software should not rely on the value of a reserved bit. To provide												
31:	13	r	eserved	l	RO		0x00	, , , , , , , , , , , , , , , , , , ,												
								compatibility with future products, the value of a reserved bit should be												
								preserved across a read-modify-write operation.												
								preserved across a read-modify-write operation.												
12	2		FULL		RO		0	FIFO I	Full											
								When	set ind	icates th	at the F	IFO is cu	irrently f	iull						
								, , , , , , , , , , , , , , , , , , ,	000, 110		at the f		in only i	un.						
11:	:9	r	eserved	l	RO		0x00	Softwa	are shou	ıld not re	ely on th	e value o	of a rese	rved bit	. To prov	ride				
												cts, the v								
									-		•	ify-write								
												•								
8		E	EMPTY		RO		1	FIFO I	Empty											
								Whon	sot ind	icates th	at the F	IFO is cu	irrontly a	amntv						
								VVIICII	Set, ind	cales in		11 0 13 00	incinuy e	smpty.						
7:-	4		HPTR		RO		0x00	FIFO I	Head Po	ointer										
								This field contains the current "head" pointer index for the FIFO, that is,												
								the ne	ext entry	to be wr	itten.									
0	•		тото				000	0x00 FIFO Tail Pointer												
3:	U		TPTR		RO		0x00	FIFO	Iall Poin	ler										
								This fi	eld cont	ains the	current	"tail" poi	nter inde	ex for the	e FIFO,	that is,				
								the ne	xt entry	to be re	ad.									

Register 21: ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1), offset 0x060

Register 22: ADC Sample Sequence Input Multiplexer Select 2 (ADCSSMUX2), offset 0x080

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 1 or 2. These registers are 16-bits wide and contain information for four possible samples. See the **ADCSSMUX0** register on page 276 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 1 (ADCSSMUX1)

Base 0x4003.8000

Offset 0x060 Type RO, reset 0x0000.0000

ype RO,	reset 0x0	000.000	00														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	•						•	rese	erved		•	•			•		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	reserved		MUX3		reserved		MUX2		reserved		MUX1	1	reserved		MUX0	J	
Type Reset	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	
Bit/F	ield		Name		Туре		Reset	Descr	iption								
31:	15		reserved		RO		0x00	compa	are shou atibility w rved acro	rith futur	e produ	cts, the v	value of a	a reserv	•		
14:	12		MUX3		R/W	preserved across a read-modify-write operation. W 0 4th Sample Input Select											
11	1		reserved		RO		0	compa	are shou atibility w rved acro	rith futur	e produ	cts, the v	value of a	a reserv			
10:	:8		MUX2		R/W		0	3rd Sa	ample Inj	put Sele	ect						
7			reserved		RO		0	compa	are shou atibility w rved acro	ith futur	e produ	cts, the v	value of a	a reserv			
6:4	4		MUX1		R/W		0	2nd S	ample In	put Sel	ect						
3			reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should l preserved across a read-modify-write operation.									
2:0	0		MUX0		R/W		0	1st Sa	ample Inp	out Sele	ect						

Register 23: ADC Sample Sequence Control 1 (ADCSSCTL1), offset 0x064 Register 24: ADC Sample Sequence Control 2 (ADCSSCTL2), offset 0x084

These registers contain the configuration information for each sample for a sequence executed with Sample Sequencer 1 or 2. When configuring a sample sequence, the END bit must be set at some point, whether it be after the first sample, last sample, or any sample in between. This register is 16-bits wide and contains information for four possible samples. See the **ADCSSCTL0** register on page 278 for detailed bit descriptions.

ADC Sample Sequence Control 1 (ADCSSCTL1)

Base 0x4003.8000

Offset 0x064 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
								rese	rved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0									
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
ĺ	TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0		
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0									
Bit/F	ield		Name		Туре	F	Reset	Descr	iption									
31:	16	r	reserved		RO	I	0x00	compa		ith futur/	e produc	cts, the v	alue of	a reserv	. To prov ed bit sh			
15	5		TS3		R/W		0	4th Sample Temp Sensor Select										
								Same definition as $TS7$ but used during the fourth sample.										
14	1		IE3		R/W		0	Same definition as TS7 but used during the fourth sample. 4th Sample Interrupt Enable										
								Same	definitio	n as IE	7 but us	ed durin	g the fou	urth sam	ple.			
13	3		END3		R/W		0	4th Sa	ample is	End of S	Sequenc	e	-					
			LINDO				Ū		definitio				na the fo	ourth sa	mple.			
12	2		D3		R/W		0		ample Di									
12	2		D3		R/W		0		definitio	•		d durina	the four	th samn				
												0		ui sainp				
11	l		TS2		R/W		0		ample Te									
								Same	definitio	n as ts	7 but us	ed durin	g the thi	rd samp	le.			
10)		IE2		R/W		0	3rd Sample Interrupt Enable										
								Same definition as IE7 but used during the third sample.										
9			END2		R/W		0	3rd Sa	ample is	End of \$	Sequenc	e						
								Same definition as $END7$ but used during the third sample.										
8			D2		R/W		0	3rd Sample Diff Input Select										
								3rd Sample Diff Input Select Same definition as D7 but used during the third sample.										

Bit/Field	Name	Туре	Reset	Description
7	TS1	R/W	0	2nd Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the second sample.
6	IE1	R/W	0	2nd Sample Interrupt Enable
				Same definition as ${\tt IE7}$ but used during the second sample.
5	END1	R/W	0	2nd Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the second sample.
4	D1	R/W	0	2nd Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the second sample.
3	TS0	R/W	0	1st Sample Temp Sensor Select
				Same definition as ${\tt TS7}$ but used during the first sample.
2	IE0	R/W	0	1st Sample Interrupt Enable
				Same definition as IE7 but used during the first sample.
1	END0	R/W	0	1st Sample is End of Sequence
				Same definition as ${\tt END7}$ but used during the first sample.
				Since this sequencer has only one entry, this bit must be set.
0	D0	R/W	0	1st Sample Diff Input Select
				Same definition as ${\tt D7}$ but used during the first sample.

Register 25: ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3), offset 0x0A0

This register defines the analog input configuration for each sample in a sequence executed with Sample Sequencer 3. This register is 4-bits wide and contains information for one possible sample. See the ADCSSMUX0 register on page 276 for detailed bit descriptions.

ADC Sample Sequence Input Multiplexer Select 3 (ADCSSMUX3)

Base 0x4003.8000

Offset 0x0A0 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•					•	rese	rved							1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset															U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1			, , ,		reserved								MUX0	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:3		reserved		RO		0x00	Software should not rely on the value of a reserved bi compatibility with future products, the value of a reser preserved across a read-modify-write operation.						•		
2:0	0		MUX0		R/W		0	1st Sa	ample In	put Sele	ct					

Register 26: ADC Sample Sequence Control 3 (ADCSSCTL3), offset 0x0A4

This register contains the configuration information for each sample for a sequence executed with Sample Sequencer 3. The END bit is always set since there is only one sample in this sequencer. This register is 4-bits wide and contains information for one possible sample. See the ADCSSCTL0 register on page 278 for detailed bit descriptions.

ADC Sample Sequence Control 3 (ADCSSCTL3)

Base 0x4003.8000

Offset 0x0A4 Type R/W, reset 0x0000.0002

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1				1	rese	rved		1	1			1 1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO	RO 0	RO 0	RO 0	RO 0	RO	RO	RO 0	RO 0	RO 0	RO
Reset						0	0	U	U	U	0	0		U	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	erved						TS0	IE0	END0	D0
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
					-											
Bit/Fi	leid		Name		Туре	I	Reset	Descr	iption							
31:	4		reserved		RO		0x00	compa	atibility w	/ith futur	e produ		alue of	a reserv	. To prov ed bit sh	
3			TS0		R/W		0	1st Sa	imple Te	mp Sen	sor Sele	ect				
								Same	definitio	n as TS	7 but us	ed durin	g the firs	st sampl	e.	
2			IE0		R/W		0	1st Sa	imple Int	terrupt E	nable					
								Same	definitio	מו מי דוד	7 hut us	ed durin	a the fire	st samol	۵	
								oune	ucinitio	11 00 11	/ but us		g the life	n oumpi	0.	
1			END0		R/W		1	1st Sa	imple is	End of S	Sequenc	e				
								Same	definitio	n as EN	D7 but u	ised duri	ng the fi	rst sam	ole.	
								Since	this sea	uencer h	has only	one ent	rv this b	it must l	be set	
											-		,, .			
0			D0		R/W		0	1st Sa	imple Di	ff Input S	Select					
								Same	definitio	n as D7	but use	d during	the first	sample		

Register 27: ADC Test Mode Loopback (ADCTMLB), offset 0x100

This register provides loopback operation within the digital logic of the ADC, which can be useful in debugging software without having to provide actual analog stimulus. This test mode is entered by writing a value of 0x0000.0001 to this register. When data is read from the FIFO in loopback mode, the read-only portion of this register is returned.

Read-Only Register

ADC Test Mode Loopback (ADCTMLB)

Base 0x4003.8000 Offset 0x100 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
							•	reserved I<										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0										RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
[rese		· · · ·			1	NT	-	CONT	DIFF	TS		MUX			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset	0	Ū	0	Ū	Ū	0	0	Ū	0	0	0	0	0	Ū	Ū	Ū		
Bit/Fi	eld		Name		Туре		Reset	Descr	iption									
31:1	10	I	reserved		RO		0x00	5										
								compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.										
9:6	6		CNT		RO		0x0											
										•		at is initia						
								sampl receiv	•	rocesse	d. This h	elps pro	vide a u	nique va	alue for t	he data		
5			CONT		RO		0	Contir	nuation S	Sample I	ndicator							
								When	set, indi	cates th	at this is	a contir	uation s	sample.	For exar	nple, if		
									•			ack-to-ba Impling a			s that th	e		
4			DIFF		RO		0	Differe	ential Sa	mple Inc	dicator							
								When set, indicates that this is a differential sample.										
3			TS		RO		0	Temp Sensor Sample Indicator										
								When	set, indi	cates th	at this is	s a tempe	erature s	sensor s	ample.			
2:0)		MUX		RO		0x0	Analog Input Indicator										
								Indicates which analog input is to be sampled.										

<u>查询"LM3S1138"供应商</u> Write-Only Register

ADC Test Mode Loopback (ADCTMLB)

Base 0x4003.8000 Offset 0x100 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							•	rese	rved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					r 1			reserved						1	1	LB
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	WO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:1	r	reserved	l	RO		0x00	compa	atibility v	/ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	vide nould be
0			LB		WO		0	Loopback Mod		de Enab	le					

When set, forces a loopback within the digital block to provide information on input and unique numbering.

The 10-bit loopback data is defined as shown in the read for bits 9:0 above.

<u>查询"LM3S1138"供应商</u> 13 Universal Asynchronous Receivers/Transmitters (UARTs)


The Stellaris[®] Universal Asynchronous Receiver/Transmitter (UART) provides fully programmable, 16C550-type serial interface characteristics. The LM3S1138 controller is equipped with three UART modules.

Each UART has the following features:

- Separate transmit and receive FIFOs
- Programmable FIFO length, including 1-byte deep operation providing conventional double-buffered interface
- FIFO trigger levels of 1/8, 1/4, 1/2, 3/4, and 7/8
- Programmable baud-rate generator allowing rates up to 3.125 Mbps
- Standard asynchronous communication bits for start, stop, and parity
- False start bit detection
- Line-break generation and detection
- Fully programmable serial interface characteristics:
 - 5, 6, 7, or 8 data bits
 - Even, odd, stick, or no-parity bit generation/detection
 - 1 or 2 stop bit generation
- IrDA serial-IR (SIR) encoder/decoder providing:
 - Programmable use of IrDA Serial InfraRed (SIR) or UART input/output
 - Support of IrDA SIR encoder/decoder functions for data rates up to 115.2 Kbps half-duplex
 - Support of normal 3/16 and low-power (1.41-2.23 µs) bit durations
 - Programmable internal clock generator enabling division of reference clock by 1 to 256 for low-power mode bit duration

13.1 Block Diagram





13.2 Functional Description

Each Stellaris[®] UART performs the functions of parallel-to-serial and serial-to-parallel conversions. It is similar in functionality to a 16C550 UART, but is not register compatible.

The UART is configured for transmit and/or receive via the TXE and RXE bits of the **UART Control** (**UARTCTL**) register (see page 309). Transmit and receive are both enabled out of reset. Before any control registers are programmed, the UART must be disabled by clearing the UARTEN bit in **UARTCTL**. If the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

The UART peripheral also includes a serial IR (SIR) encoder/decoder block that can be connected to an infrared transceiver to implement an IrDA SIR physical layer. The SIR function is programmed using the UARTCTL register.


13.2.1 Transmit/Receive Logic

The transmit logic performs parallel-to-serial conversion on the data read from the transmit FIFO. The control logic outputs the serial bit stream beginning with a start bit, and followed by the data

bits (LSB first), parity bit, and the stop bits according to the programmed configuration in the control registers. See Figure 13-2 on page 292 for details.

The receive logic performs serial-to-parallel conversion on the received bit stream after a valid start pulse has been detected. Overrun, parity, frame error checking, and line-break detection are also performed, and their status accompanies the data that is written to the receive FIFO.

Figure 13-2. UART Character Frame



13.2.2 Baud-Rate Generation

The baud-rate divisor is a 22-bit number consisting of a 16-bit integer and a 6-bit fractional part. The number formed by these two values is used by the baud-rate generator to determine the bit period. Having a fractional baud-rate divider allows the UART to generate all the standard baud rates.

The 16-bit integer is loaded through the **UART Integer Baud-Rate Divisor (UARTIBRD)** register (see page 305) and the 6-bit fractional part is loaded with the **UART Fractional Baud-Rate Divisor (UARTFBRD)** register (see page 306). The baud-rate divisor (BRD) has the following relationship to the system clock (where *BRDI* is the integer part of the BRD and *BRDF* is the fractional part, separated by a decimal place.):

BRD = BRDI + BRDF = SysClk / (16 * Baud Rate)

The 6-bit fractional number (that is to be loaded into the DIVFRAC bit field in the **UARTFBRD** register) can be calculated by taking the fractional part of the baud-rate divisor, multiplying it by 64, and adding 0.5 to account for rounding errors:

```
UARTFBRD[DIVFRAC] = integer(BRDF * 64 + 0.5)
```

The UART generates an internal baud-rate reference clock at 16x the baud-rate (referred to as Baud16). This reference clock is divided by 16 to generate the transmit clock, and is used for error detection during receive operations.

Along with the **UART Line Control, High Byte (UARTLCRH)** register (see page 307), the **UARTIBRD** and **UARTFBRD** registers form an internal 30-bit register. This internal register is only updated when a write operation to **UARTLCRH** is performed, so any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register for the changes to take effect.

To update the baud-rate registers, there are four possible sequences:

- **UARTIBRD** write, **UARTFBRD** write, and **UARTLCRH** write
- UARTFBRD write, UARTIBRD write, and UARTLCRH write
- UARTIBRD write and UARTLCRH write
- UARTFBRD write and UARTLCRH write

13.2.3 Data Transmission

Data received or transmitted is stored in two 16-byte FIFOs, though the receive FIFO has an extra four bits per character for status information. For transmission, data is written into the transmit FIFO. If the UART is enabled, it causes a data frame to start transmitting with the parameters indicated in the **UARTLCRH** register. Data continues to be transmitted until there is no data left in the transmit FIFO. The BUSY bit in the **UART Flag (UARTFR)** register (see page 302) is asserted as soon as data is written to the transmit FIFO (that is, if the FIFO is non-empty) and remains asserted while data is being transmitted. The BUSY bit is negated only when the transmit FIFO is empty, and the last character has been transmitted from the shift register, including the stop bits. The UART can indicate that it is busy even though the UART may no longer be enabled.

When the receiver is idle (the UnRx is continuously 1) and the data input goes Low (a start bit has been received), the receive counter begins running and data is sampled on the eighth cycle of Baud16 (described in "Transmit/Receive Logic" on page 291).

The start bit is valid if UnRx is still low on the eighth cycle of Baud16, otherwise a false start bit is detected and it is ignored. Start bit errors can be viewed in the **UART Receive Status (UARTRSR)** register (see page 300). If the start bit was valid, successive data bits are sampled on every 16th cycle of Baud16 (that is, one bit period later) according to the programmed length of the data characters. The parity bit is then checked if parity mode was enabled. Data length and parity are defined in the **UARTLCRH** register.

Lastly, a valid stop bit is confirmed if UnRx is High, otherwise a framing error has occurred. When a full word is received, the data is stored in the receive FIFO, with any error bits associated with that word.


13.2.4 Serial IR (SIR)

The UART peripheral includes an IrDA serial-IR (SIR) encoder/decoder block. The IrDA SIR block provides functionality that converts between an asynchronous UART data stream, and half-duplex serial SIR interface. No analog processing is performed on-chip. The role of the SIR block is to provide a digital encoded output, and decoded input to the UART. The UART signal pins can be connected to an infrared transceiver to implement an IrDA SIR physical layer link. The SIR block has two modes of operation:

- In normal IrDA mode, a zero logic level is transmitted as high pulse of 3/16th duration of the selected baud rate bit period on the output pin, while logic one levels are transmitted as a static LOW signal. These levels control the driver of an infrared transmitter, sending a pulse of light for each zero. On the reception side, the incoming light pulses energize the photo transistor base of the receiver, pulling its output LOW. This drives the UART input pin LOW.
- In low-power IrDA mode, the width of the transmitted infrared pulse is set to three times the period of the internally generated IrLPBaud16 signal (1.63 µs, assuming a nominal 1.8432 MHz frequency) by changing the appropriate bit in the UARTCR register.

Figure 13-3 on page 294 shows the UART transmit and receive signals, with and without IrDA modulation.

查询"LM3S1138"供应商 Figure 13-3. IrDA Data Modulation



In both normal and low-power IrDA modes:

- During transmission, the UART data bit is used as the base for encoding
- During reception, the decoded bits are transferred to the UART receive logic

The IrDA SIR physical layer specifies a half-duplex communication link, with a minimum 10 ms delay between transmission and reception. This delay must be generated by software because it is not automatically supported by the UART. The delay is required because the infrared receiver electronics might become biased, or even saturated from the optical power coupled from the adjacent transmitter LED. This delay is known as latency, or receiver setup time.

13.2.5 FIFO Operation

The UART has two 16-entry FIFOs; one for transmit and one for receive. Both FIFOs are accessed via the **UART Data (UARTDR)** register (see page 298). Read operations of the **UARTDR** register return a 12-bit value consisting of 8 data bits and 4 error flags while write operations place 8-bit data in the transmit FIFO.

Out of reset, both FIFOs are disabled and act as 1-byte-deep holding registers. The FIFOs are enabled by setting the FEN bit in **UARTLCRH** (page 307).

FIFO status can be monitored via the **UART Flag (UARTFR)** register (see page 302) and the **UART Receive Status (UARTRSR)** register. Hardware monitors empty, full and overrun conditions. The **UARTFR** register contains empty and full flags (TXFE, TXFF, RXFE, and RXFF bits) and the **UARTRSR** register shows overrun status via the OE bit.

The trigger points at which the FIFOs generate interrupts is controlled via the **UART Interrupt FIFO Level Select (UARTIFLS)** register (see page 311). Both FIFOs can be individually configured to trigger interrupts at different levels. Available configurations include 1/8, $\frac{1}{4}$, $\frac{1}{2}$, $\frac{3}{4}$, and 7/8. For example, if the $\frac{1}{4}$ option is selected for the receive FIFO, the UART generates a receive interrupt after 4 data bytes are received. Out of reset, both FIFOs are configured to trigger an interrupt at the $\frac{1}{2}$ mark.

13.2.6 Interrupts

The UART can generate interrupts when the following conditions are observed:

- Overrun Error
- Break Error

- Parity Error
- Framing Error
- Receive Timeout
- Transmit (when condition defined in the TXIFLSEL bit in the UARTIFLS register is met)
- Receive (when condition defined in the RXIFLSEL bit in the UARTIFLS register is met)

All of the interrupt events are ORed together before being sent to the interrupt controller, so the UART can only generate a single interrupt request to the controller at any given time. Software can service multiple interrupt events in a single interrupt service routine by reading the **UART Masked Interrupt Status (UARTMIS)** register (see page 316).

The interrupt events that can trigger a controller-level interrupt are defined in the **UART Interrupt Mask (UARTIM**) register (see page 313) by setting the corresponding IM bit to 1. If interrupts are not used, the raw interrupt status is always visible via the **UART Raw Interrupt Status (UARTRIS)** register (see page 315).

Interrupts are always cleared (for both the **UARTMIS** and **UARTRIS** registers) by setting the corresponding bit in the **UART Interrupt Clear (UARTICR)** register (see page 317).

The receive timeout interrupt is asserted when the receive FIFO is not empty, and no further data is received over a 32-bit period. The receive timeout interrupt is cleared either when the FIFO becomes empty through reading all the data (or by reading the holding register), or when a 1 is written to the corresponding bit in the **UARTICR** register.

13.2.7 Loopback Operation

The UART can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LBE bit in the **UARTCTL** register (see page 309). In loopback mode, data transmitted on UnTx is received on the UnRx input.

13.2.8 IrDA SIR block

The IrDA SIR block contains an IrDA serial IR (SIR) protocol encoder/decoder. When enabled, the SIR block uses the UnTx and UnRx pins for the SIR protocol, which should be connected to an IR transceiver.

The SIR block can receive and transmit, but it is only half-duplex so it cannot do both at the same time. Transmission must be stopped before data can be received. The IrDA SIR physical layer specifies a minimum 10-ms delay between transmission and reception.

13.3 Initialization and Configuration

To use the UARTs, the peripheral clock must be enabled by setting the UART0, UART1, or UART2 bits in the **RCGC1** register.

This section discusses the steps that are required for using a UART module. For this example, the system clock is assumed to be 20 MHz and the desired UART configuration is:

- 115200 baud rate
- Data length of 8 bits
- One stop bit

- No parity
- FIFOs disabled
- No interrupts

The first thing to consider when programming the UART is the baud-rate divisor (BRD), since the **UARTIBRD** and **UARTFBRD** registers must be written before the **UARTLCRH** register. Using the equation described in "Baud-Rate Generation" on page 292, the BRD can be calculated:

BRD = 20,000,000 / (16 * 115,200) = 10.8507

which means that the DIVINT field of the **UARTIBRD** register (see page 305) should be set to 10. The value to be loaded into the **UARTFBRD** register (see page 306) is calculated by the equation:

```
UARTFBRD[DIVFRAC] = integer(0.8507 * 64 + 0.5) = 54
```

With the BRD values in hand, the UART configuration is written to the module in the following order:

- 1. Disable the UART by clearing the UARTEN bit in the UARTCTL register.
- 2. Write the integer portion of the BRD to the UARTIBRD register.
- 3. Write the fractional portion of the BRD to the UARTFBRD register.
- 4. Write the desired serial parameters to the **UARTLCRH** register (in this case, a value of 0x0000.0060).
- 5. Enable the UART by setting the UARTEN bit in the **UARTCTL** register.

13.4 Register Map

Table 13-1 on page 296 lists the UART registers. The offset listed is a hexadecimal increment to the register's address, relative to that UART's base address:

- UART0: 0x4000.C000
- UART1: 0x4000.D000
- UART2: 0x4000.E000
- **Note:** The UART must be disabled (see the UARTEN bit in the **UARTCTL** register on page 309) before any of the control registers are reprogrammed. When the UART is disabled during a TX or RX operation, the current transaction is completed prior to the UART stopping.

Table 13-1. UART Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	UARTDR	R/W	0x0000.0000	UART Data	298
0x004	UARTRSR/UARTECR	R/W	0x0000.0000	UART Receive Status/Error Clear	300
0x018	UARTFR	RO	0x0000.0090	UART Flag	302
0x020	UARTILPR	R/W	0x0000.0000	UART IrDA Low-Power Register	304

Offset	Name	Туре	Reset	Description	See page
0x024	UARTIBRD	R/W	0x0000.0000	UART Integer Baud-Rate Divisor	305
0x028	UARTFBRD	R/W	0x0000.0000	UART Fractional Baud-Rate Divisor	306
0x02C	UARTLCRH	R/W	0x0000.0000	UART Line Control	307
0x030	UARTCTL	R/W	0x0000.0300	UART Control	309
0x034	UARTIFLS	R/W	0x0000.0012	UART Interrupt FIFO Level Select	311
0x038	UARTIM	R/W	0x0000.0000	UART Interrupt Mask	313
0x03C	UARTRIS	RO	0x0000.000F	UART Raw Interrupt Status	315
0x040	UARTMIS	RO	0x0000.0000	UART Masked Interrupt Status	316
0x044	UARTICR	W1C	0x0000.0000	UART Interrupt Clear	317
0xFD0	UARTPeriphID4	RO	0x0000.0000	UART Peripheral Identification 4	319
0xFD4	UARTPeriphID5	RO	0x0000.0000	UART Peripheral Identification 5	320
0xFD8	UARTPeriphID6	RO	0x0000.0000	UART Peripheral Identification 6	321
0xFDC	UARTPeriphID7	RO	0x0000.0000	UART Peripheral Identification 7	322
0xFE0	UARTPeriphID0	RO	0x0000.0011	UART Peripheral Identification 0	323
0xFE4	UARTPeriphID1	RO	0x0000.0000	UART Peripheral Identification 1	324
0xFE8	UARTPeriphID2	RO	0x0000.0018	UART Peripheral Identification 2	325
0xFEC	UARTPeriphID3	RO	0x0000.0001	UART Peripheral Identification 3	326
0xFF0	UARTPCellID0	RO	0x0000.000D	UART PrimeCell Identification 0	327
0xFF4	UARTPCellID1	RO	0x0000.00F0	UART PrimeCell Identification 1	328
0xFF8	UARTPCellID2	RO	0x0000.0005	UART PrimeCell Identification 2	329
0xFFC	UARTPCellID3	RO	0x0000.00B1	UART PrimeCell Identification 3	330

13.5 Register Descriptions

The remainder of this section lists and describes the UART registers, in numerical order by address offset.

Register 1: UART Data (UARTDR), offset 0x000

This register is the data register (the interface to the FIFOs).

When FIFOs are enabled, data written to this location is pushed onto the transmit FIFO. If FIFOs are disabled, data is stored in the transmitter holding register (the bottom word of the transmit FIFO). A write to this register initiates a transmission from the UART.

For received data, if the FIFO is enabled, the data byte and the 4-bit status (break, frame, parity, and overrun) is pushed onto the 12-bit wide receive FIFO. If FIFOs are disabled, the data byte and status are stored in the receiving holding register (the bottom word of the receive FIFO). The received data can be retrieved by reading this register.

UART Data (UARTDR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x000 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
							•	rese	rved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Reset																		
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1 I	0		
Tura	BO		erved		OE	BE	PE	FE RO		R/W	R/W		ATA I R/W	R/W	DAA			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	0	R/W 0	R/W 0	0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0		
Bit/F	ield		Name		Туре	F	Reset	Descr	iption									
31:	12	2 reserved RO 0 Software should not rely on the value of a reser compatibility with future products, the value of a											erved bit	. To prov	ride			
										vith futur oss a rea					ed bit sh	ould be		
								prese	veu aci	uss a rea	au-moui	ly-write	operatio	n.				
11	1		OE		RO		0	UART	Overru	n Error								
								The O	E values	s are defi	ined as f	follows:						
								Value	Descri	ption								
								0	There	has beei	n no dat	a loss d	ue to a F	FIFO ove	errun.			
								1	New d	ata was	received	d when t	he FIFO	was ful	l, resultir	ng in		
									data lo	SS.								
1()		BE		RO		0	UART	Break I	Error								
										to 1 whe				-		g that		
										ita input ime (defi			•					
								In FIFO mode, this error is associated with the character at the top of										
								the FIFO. When a break occurs, only one 0 character is loaded into the										
								FIFO. The next character is only enabled after the received data input goes to a 1 (marking state) and the next valid start bit is received.										

Bit/Field	Name	Туре	Reset	Description
9	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				In FIFO mode, this error is associated with the character at the top of the FIFO.
8	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
7:0	DATA	R/W	0	Data Transmitted or Received
				When written, the data that is to be transmitted via the UART. When read, the data that was received by the UART.

Register 2: UART Receive Status/Error Clear (UARTRSR/UARTECR), offset 0x004

The UARTRSR/UARTECR register is the receive status register/error clear register.

In addition to the **UARTDR** register, receive status can also be read from the **UARTRSR** register. If the status is read from this register, then the status information corresponds to the entry read from **UARTDR** prior to reading **UARTRSR**. The status information for overrun is set immediately when an overrun condition occurs.

A write of any value to the **UARTECR** register clears the framing, parity, break, and overrun errors. All the bits are cleared to 0 on reset.

Read-Only Receive Status (UARTRSR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
			1 1		· · ·		1	rese	rved	1 1				1	1	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
			1 1		, ,	rese	erved	1		, , , , , , , , , , , , , , , , , , , ,			OE	BE	PE	FE				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
Bit/F	ield		Name		Туре	I	Reset	Descr	iption											
31:	4		reserved		RO		0	compa	atibility v	uld not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv	•					
							R registe	er canno	t be writ	tten.										
3			OE		RO		0	UART Overrun Error												
										is set to ared to 0					is alrea	dy full.				
								the FI	FO is fu	tents rer II, only th at now re	e conte	nts of the	e shift re	egister a	re overv					
2			BE		RO		0	UART	Break I	Error										
								the re-	ceived c	to 1 whe lata inpu ime (def	t was he	eld Low f	for longe	er than a	full-wor	d				
								This b	it is clea	ared to 0	by a wri	te to UA	RTECR							
								the FII FIFO.	FO. Whe The ne	, this err en a brea kt charac narking s	ak occur ter is or	s, only o Ily enabl	ne 0 cha led after	aracter is the rece	s loaded eive data	into the input				

Bit/Field	Name	Туре	Reset	Description
1	PE	RO	0	UART Parity Error
				This bit is set to 1 when the parity of the received data character does not match the parity defined by bits 2 and 7 of the UARTLCRH register.
				This bit is cleared to 0 by a write to UARTECR .
0	FE	RO	0	UART Framing Error
				This bit is set to 1 when the received character does not have a valid stop bit (a valid stop bit is 1).
				This bit is cleared to 0 by a write to UARTECR .
				In FIFO mode, this error is associated with the character at the top of the FIFO.

Write-Only Error Clear (UARTECR) Register

UART Receive Status/Error Clear (UARTRSR/UARTECR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•	•	•	· ·		•	rese	rved		•			•	•	•
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1			1	DA	TA	1	1	1
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
Bit/Fi			Name		Туре		Reset	Descr	iption							
31:	:8	I	reserved WO 0 Software compatil preserve				atibility v	vith futur	e produ	cts, the v	alue of	a reserv	•			
7:0	0		DATA		WO		0	Error		register	of any d	ata clea	rs the fra	amina, p	arity, bre	ak and

A write to this register of any data clears the framing, parity, break, and overrun flags.

Register 3: UART Flag (UARTFR), offset 0x018

The **UARTFR** register is the flag register. After reset, the TXFF, RXFF, and BUSY bits are 0, and TXFE and RXFE bits are 1.

UART Flag (UARTFR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x018 Type RO, reset 0x0000.0090

Type NO,	ICSEL UX	0000.008																		
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
								rese	erved			•	1	1	1 1					
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
			1 1	rese	rved		1	1	TXFE	RXFF	TXFF	RXFE	BUSY		reserved					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	1	0	0	1	0	0	0	0				
Bit/F	ield		Name		Туре		Reset	Descr	iption											
31	:8		reserved		RO		0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.												
7			TXFE		RO		1	UART Transmit FIFO Empty												
								The m		of this bi		ds on th	e state c	of the FI	EN bit in th	ne				
									FIFO is o er is em		(fen is ()), this bi	it is set w	/hen the	e transmit	holding				
								If the is em		enabled	(fen is	1), this I	oit is set	when t	he transm	it FIFC				
6			RXFF		RO		0	UART Receive FIFO Full												
								The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.												
								If the FIFO is disabled, this bit is set when the receive holding register is full.												
								If the FIFO is enabled, this bit is set when the receive FIFO is full.												
5			TXFF		RO		0	UART	Transm	nit FIFO	Full									
									neaning LCRH r		it depen	ds on th	e state c	of the FI	EN bit in th	ne				
								If the is full.		disabled	, this bit	is set w	hen the	transmi	t holding ı	registe				
								If the	FIFO is	enabled	, this bit	is set wl	hen the	transmi	t FIFO is f	ull.				

Bit/Field	Name	Туре	Reset	Description
4	RXFE	RO	1	UART Receive FIFO Empty
				The meaning of this bit depends on the state of the FEN bit in the UARTLCRH register.
				If the FIFO is disabled, this bit is set when the receive holding register is empty.
				If the FIFO is enabled, this bit is set when the receive FIFO is empty.
3	BUSY	RO	0	UART Busy
				When this bit is 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all stop bits, has been sent from the shift register.
				This bit is set as soon as the transmit FIFO becomes non-empty (regardless of whether UART is enabled).
2:0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 4: UART IrDA Low-Power Register (UARTILPR), offset 0x020

The **UARTILPR** register is an 8-bit read/write register that stores the low-power counter divisor value used to generate the IrLPBaud16 signal by dividing down the system clock (SysClk). All the bits are cleared to 0 when reset.

The IrLPBaud16 internal signal is generated by dividing down the UARTCLK signal according to the low-power divisor value written to **UARTILPR**. The low-power divisor value is calculated as follows:

ILPDVSR = SysClk / F_{IrLPBaud16}

where $\mathtt{F}_{\tt IrLPBaud16}$ is nominally 1.8432 MHz.

IrLPBaud16 is an internal signal used for SIR pulse generation when low-power mode is used. You must choose the divisor so that $1.42 \text{ MHz} < F_{IrLPBaud16} < 2.12 \text{ MHz}$, which results in a low-power pulse duration of $1.41-2.11 \mu s$ (three times the period of IrLPBaud16). The minimum frequency of IrLPBaud16 ensures that pulses less than one period of IrLPBaud16 are rejected, but that pulses greater than 1.4 μs are accepted as valid pulses.

Note: Zero is an illegal value. Programming a zero value results in no IrLPBaud16 pulses being generated.

UART IrDA Low-Power Register (UARTILPR)

0/ 11 1			ci i togi														
UART0 ba UART1 ba UART2 ba Offset 0x0 Type R/W	ase: 0x4 ase: 0x4)20	000.D000)														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1		 		T	rese	rved					1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
,	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
				rese	rved			•				ILPD	VSR	•	•	'	
Туре						RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/Fi	ield		Name		Туре	I	Reset	Descr	iption								
31:	8	I	reserved	l	RO		0	compa	atibility v	ild not re vith futur oss a rea	e produo	cts, the v	alue of	a reserv	•		
7:0	D	I	LPDVSF	R	R/W		0x00	IrDA L	ow-Pow	er Divis	or						
								This is	s an 8-bi	t low-po	wer divis	sor value	э.				

Register 5: UART Integer Baud-Rate Divisor (UARTIBRD), offset 0x024

The **UARTIBRD** register is the integer part of the baud-rate divisor value. All the bits are cleared on reset. The minimum possible divide ratio is 1 (when **UARTIBRD**=0), in which case the **UARTFBRD** register is ignored. When changing the **UARTIBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 292 for configuration details.

UART Integer Baud-Rate Divisor (UARTIBRD)

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1	1			1	rese	rved	1	•	1			'	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		1	1	I	I I I I I I I I I I DIVINT I I I I I I I I I I												
Туре	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F	iold		Name		Туре		Reset	Descr	intion								
BIU	leiu		Name		Type		10301	Desci	iption								
31:	16		reserved	ł	RO		0	compa	atibility v	vith futur	e produ	cts, the	of a rese value of operation	a reserv			
15	:0		DIVINT		R/W	0	x0000	Intege	er Baud-	Rate Div	visor						

Register 6: UART Fractional Baud-Rate Divisor (UARTFBRD), offset 0x028

The **UARTFBRD** register is the fractional part of the baud-rate divisor value. All the bits are cleared on reset. When changing the **UARTFBRD** register, the new value does not take effect until transmission/reception of the current character is complete. Any changes to the baud-rate divisor must be followed by a write to the **UARTLCRH** register. See "Baud-Rate Generation" on page 292 for configuration details.

UART Fractional Baud-Rate Divisor (UARTFBRD)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x028 Type RW, reset 0x0000.0000

71	,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	I	1 1 1		1	rese	rved		1	ï		r		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				T	rese	rved	1	1	1			1	I DIVF	RAC	ſ	ſ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	ription							
31	:6		reserved	t	RO	RO 0x00 Software should not rely compatibility with future p preserved across a read-					e produ	cts, the v	alue of	a reserv	•	
5:0			DIVFRA	С	R/W		0x000	Fracti	onal Bau	ud-Rate	Divisor					

Register 7: UART Line Control (UARTLCRH), offset 0x02C

The **UARTLCRH** register is the line control register. Serial parameters such as data length, parity, and stop bit selection are implemented in this register.

When updating the baud-rate divisor (UARTIBRD and/or UARTIFRD), the UARTLCRH register must also be written. The write strobe for the baud-rate divisor registers is tied to the UARTLCRH register.

UART Line Control (UARTLCRH)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x02C Type R/W, reset 0x0000.0000

	,																				
_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
							1	rese	rved	•	•	•									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
				rese	rved				SPS	WL	EN	FEN	STP2	EPS	PEN	BRK					
Туре	RO 0	RO	RO 0	RO	RO	RO 0	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W					
Reset	0	0	U	0	0	U	0	0	0	0	0	0	0	0	0	0					
Bit/Fi	eld		Name		Туре		Reset	Descr	intion												
2.01	0.0		. taile		.)po			2000.	.p												
31:	8	I	reserved		RO		0						of a rese								
								-	-		•		value of a		ed bit sh	ouid be					
				preserved across a read-modify-write operation. R/W 0 UART Stick Parity Select																	
7			SPS		R/W		0	UART Stick Parity Select													
								When bits 1, 2, and 7 of UARTLCRH are set, the parity bit is transmitted and checked as a 0. When bits 1 and 7 are set and 2 is cleared, the parity bit is transmitted and checked as a 1.													
													disabled	1							
								WHEN			u, slick	Janty 15	uisabieu								
6:5	5		WLEN		R/W		0	UART	Word L	ength											
								The b	its indica	ate the n	umber c	of data b	its transı	nitted or	receive	d in a					
								frame	as follo	WS:											
								Value	Descri	ption											
								0x3	8 bits												
								0x2	7 bits												
								0x1	6 bits												
								0x0	5 bits	(default)											
										. ,											
4			FEN		R/W		0	UART	Enable	FIFOs											
								lf this mode		to 1, trar	nsmit an	d receive	e FIFO b	uffers are	e enable	d (FIFO					
											FOs are nolding r		d (Chara	cter moo	de). The	FIFOs					

Bit/Field	Name	Туре	Reset	Description
3	STP2	R/W	0	UART Two Stop Bits Select
				If this bit is set to 1, two stop bits are transmitted at the end of a frame. The receive logic does not check for two stop bits being received.
2	EPS	R/W	0	UART Even Parity Select
				If this bit is set to 1, even parity generation and checking is performed during transmission and reception, which checks for an even number of 1s in data and parity bits.
				When cleared to 0, then odd parity is performed, which checks for an odd number of 1s.
				This bit has no effect when parity is disabled by the ${\tt PEN}$ bit.
1	PEN	R/W	0	UART Parity Enable
				If this bit is set to 1, parity checking and generation is enabled; otherwise, parity is disabled and no parity bit is added to the data frame.
0	BRK	R/W	0	UART Send Break
				If this bit is set to 1, a Low level is continually output on the UnTX output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two frames (character periods). For normal use, this bit must be cleared to 0.

Register 8: UART Control (UARTCTL), offset 0x030

The **UARTCTL** register is the control register. All the bits are cleared on reset except for the Transmit Enable (TXE) and Receive Enable (RXE) bits, which are set to 1.

To enable the UART module, the UARTEN bit must be set to 1. If software requires a configuration change in the module, the UARTEN bit must be cleared before the configuration changes are written. If the UART is disabled during a transmit or receive operation, the current transaction is completed prior to the UART stopping.

UART Control (UARTCTL)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x030 Type RW, reset 0x0000.0300

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		1						rese	rved					1						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0				
Reset	15	14	13	12			9	8	7	6	5	4	3	2	1	0				
1	15	14	1		11	10	<u> </u>			0		1	3							
				rved	1		RXE	TXE	LBE			rved		SIRLP	SIREN	UARTEN				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 1	R/W 1	R/W 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0				
Bit/Fi	ield		Name		Туре	F	Reset	t Description												
31:1	10		reserved		RO		0	Software should not rely on the value of a reserved bit. To provide												
01.	10			I			Ū	compatibility with future products, the value of a reserved bit should be												
								preserved across a read-modify-write operation.												
9			RXE		R/W		1	UART Receive Enable												
								If this	bit is se	t to 1, the	e receivo	e sectior	n of the l	JART is	enabled	l. When				
												ddle of a	receive,	it comp	etes the	current				
										ore stopp	0									
								Note:	To e	enable re	eception	, the UAR	RTEN bit	must als	so be se	et.				
8			TXE		R/W		1	UART	Transm	it Enable	е									
										to 1, the										
										isabled i ter befo			a transm	ission, i	comple	etes the				
												0		. 1. 14	(_					
								Note:	10 6	enable tra	ansmiss	ion, the	UARTEN	bit mus	t also de	e set.				
7			LBE		R/W		0	UART Loop Back Enable												
								If this bit is set to 1, the $untx$ path is fed through the $unRx$ path.												
6:3	3		reserved		RO		0	Software should not rely on the value of a reserved bit. To provide												
5.0	-						2	compa	atibility v	vith futur	e produ	cts, the v	alue of	a reserv						
								prese	rved acr	oss a rea	ad-modi	fy-write	operatio	n.						

Bit/Field	Name	Туре	Reset	Description
2	SIRLP	R/W	0	UART SIR Low Power Mode
				This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active High pulse with a width of 3/16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width which is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. See page 304 for more information.
1	SIREN	R/W	0	UART SIR Enable
				If this bit is set to 1, the IrDA SIR block is enabled, and the UART will transmit and receive data using SIR protocol.
0	UARTEN	R/W	0	UART Enable
				If this bit is set to 1, the UART is enabled. When the UART is disabled in the middle of transmission or reception, it completes the current

character before stopping.

Register 9: UART Interrupt FIFO Level Select (UARTIFLS), offset 0x034

The **UARTIFLS** register is the interrupt FIFO level select register. You can use this register to define the FIFO level at which the TXRIS and RXRIS bits in the **UARTRIS** register are triggered.

The interrupts are generated based on a transition through a level rather than being based on the level. That is, the interrupts are generated when the fill level progresses through the trigger level. For example, if the receive trigger level is set to the half-way mark, the interrupt is triggered as the module is receiving the 9th character.

Out of reset, the TXIFLSEL and RXIFLSEL bits are configured so that the FIFOs trigger an interrupt at the half-way mark.

UART Interrupt FIFO Level Select (UARTIFLS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x034 Type R/W, reset 0x0000.0012

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		I			I			rese	rved		1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Î	1 1	i	î reser		1	i i	r	r		RXIFLSEL			TXIFLSEL	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 1	R/W 0	R/W 0	R/W 1	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:6		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv		
5:	3	F	RXIFLSEL	-	R/W		0x2					Level Se ve interr		as follov	vs:	

Value Description

0x5-0x7 Reserved

RX FIFO ≥ 1/8 full

RX FIFO ≥ ¼ full

RX FIFO ≥ ¾ full

RX FIFO ≥ 7/8 full

RX FIFO $\geq \frac{1}{2}$ full (default)

0x0

0x1

0x2

0x3 0x4

Bit/Field	Name	Туре	Reset	Description
2:0	TXIFLSEL	R/W	0x2	UART Transmit Interrupt FIFO Level Select
				The trigger points for the transmit interrupt are as follows:
				Value Description
				0x0 TX FIFO ≤ 1/8 full
				0x1 TX FIFO ≤ ¼ full
				0x2 TX FIFO ≤ ½ full (default)
				0x3 TX FIFO ≤ ¾ full
				0x4 TX FIFO ≤ 7/8 full
				0x5-0x7 Reserved

Register 10: UART Interrupt Mask (UARTIM), offset 0x038

The **UARTIM** register is the interrupt mask set/clear register.

On a read, this register gives the current value of the mask on the relevant interrupt. Writing a 1 to a bit allows the corresponding raw interrupt signal to be routed to the interrupt controller. Writing a 0 prevents the raw interrupt signal from being sent to the interrupt controller.

UART Interrupt Mask (UARTIM)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x038 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
		•						rese	rved						•						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
			reserved			OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM		rese	rved						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	RO 0					
Bit/F	ield		Name		Туре	F	Reset	Descr	iption												
31:	11		reserved		RO	(00x0	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of a	a reserv	•						
10)		OEIM		R/W		0	UART Overrun Error Interrupt Mask													
								On a read, the current mask for the OEIM interrupt is returned.													
								Setting this bit to 1 promotes the OEIM interrupt to the interrupt controller.													
9			BEIM		R/W		0	UART	Break B	Error Inte	errupt Ma	ask									
								On a i	read, the	current	mask fo	or the BE	IM inter	rupt is re	eturned.						
								Setting	g this bit	to 1 pror	notes the	евелмir	nterrupt t	to the int	errupt co	ontroller.					
8			PEIM		R/W		0	UART	Parity E	Error Inte	errupt Ma	ask									
								On a ı	read, the	e current	mask fo	or the PE	IM inter	rupt is re	eturned.						
								Setting	g this bit	to 1 pror	notes the	e PEIM ir	nterrupt t	to the int	errupt co	ontroller.					
7			FEIM		R/W		0	UART	Framin	g Error li	nterrupt	Mask									
								On a ı	read, the	e current	mask fo	or the FE	IM inter	rupt is re	eturned.						
								Setting	g this bit	to 1 pror	notes the	e FEIM İr	nterrupt t	to the int	errupt co	ontroller.					
6			RTIM		R/W		0	UART	Receiv	e Time-C	Out Inter	rupt Mas	k								
								On a i	read, the	e current	mask fo	or the RT	IM inter	rupt is re	eturned.						
								Setting	g this bit	to 1 pror	notes the	ertimir	nterrupt t	to the int	errupt co	ontroller.					
5			TXIM		R/W		0	UART Transmit Interrupt Mask													
								On a i	read, the	e current	mask fo	or the TX	IM inter	rupt is re	eturned.						
								Setting	g this bit	to 1 pror	notes the	етхімir	nterrupt t	to the int	errupt co	ontroller.					

Bit/Field	Name	Туре	Reset	Description
4	RXIM	R/W	0	UART Receive Interrupt Mask
				On a read, the current mask for the RXIM interrupt is returned.
				Setting this bit to 1 promotes the $\ensuremath{\mathtt{RXIM}}$ interrupt to the interrupt controller.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 11: UART Raw Interrupt Status (UARTRIS), offset 0x03C

The **UARTRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt. A write has no effect.

UART Raw Interrupt Status (UARTRIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x03C Type RO, reset 0x0000.000F

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
	•	l				1		rese	rved					l							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
	ĺ		reserved			OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS	Î	rese	rved						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 1	RO 1					
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption												
31:	11	I	reserved		RO	(00x0								To provi ed bit sh						
								preserved across a read-modify-write operation.													
10)		OERIS		RO		0	UART Overrun Error Raw Interrupt Status													
								Gives the raw interrupt state (prior to masking) of this interrupt.													
9			BERIS		RO		0	Gives the raw interrupt state (prior to masking) of this interrupt.													
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.						
8			PERIS		RO		0	UART	Parity E	Error Rav	w Interru	pt Status	S								
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.						
7			FERIS		RO		0	UART	Framin	g Error F	Raw Inte	rrupt Sta	itus								
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.						
6			RTRIS		RO		0	UART	Receiv	e Time-C	Out Raw	Interrup	t Status								
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.						
5			TXRIS		RO		0	UART	Transm	nit Raw In	nterrupt	Status									
								Gives	the raw	interrup	t state (p	prior to m	nasking)	of this i	nterrupt.						
4			RXRIS		RO		0	UART	Receiv	e Raw In	terrupt	Status									
								Gives	the raw	interrup	t state (p	orior to m	nasking)	of this i	nterrupt.						
3:0	0	I	reserved		RO		0xF	compa	atibility v	vith futur	e produ		alue of a	a reserv	. To provi ed bit sh						

Register 12: UART Masked Interrupt Status (UARTMIS), offset 0x040

The **UARTMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

UART Masked Interrupt Status (UARTMIS)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x040 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16					
		l					•	rese	rved			' '	· · · ·								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0					
10001	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0					
[10	14	reserved	12		OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS	I		rved						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO					
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0					
Bit/Fi	ield		Name		Туре	F	Reset	Descr	iption												
31:"	11	I	reserved		RO	(0x00	compa	atibility v	vith futur	e produ	e value c cts, the v fy-write c	alue of a	a reserv							
10)		OEMIS		RO		0	UART Overrun Error Masked Interrupt Status													
								UART Overrun Error Masked Interrupt Status Gives the masked interrupt state of this interrupt.													
9			BEMIS		RO		0	Gives the masked interrupt state of this interrupt.													
9			DEIVIIO		RU		0					•		ot.							
											•	ate of this		JI.							
8			PEMIS		RO		0	UART	Parity E	Error Ma	sked Inte	errupt St	atus								
								Gives	the mas	sked inte	errupt sta	ate of this	sinterrup	ot.							
7			FEMIS		RO		0	UART	Framin	g Error N	lasked	Interrupt	Status								
								Gives	the mas	sked inte	errupt sta	ate of this	s interrup	ot.							
6			RTMIS		RO		0	UART	Receiv	e Time-C	Dut Masl	ked Inter	rupt Stat	tus							
								Gives	the mas	sked inte	errupt sta	ate of this	s interrup	ot.							
5			TXMIS		RO		0	UART	Transm	it Maske	ed Interr	upt Statu	S								
												ate of this		ot.							
4			RXMIS		RO		0					ipt Statu									
4					ΝU		U					ate of this		at							
3:0)	I	reserved		RO		0	compa	atibility v	vith futur	e produ	e value c cts, the v fy-write c	alue of a	a reserv	•						

Register 13: UART Interrupt Clear (UARTICR), offset 0x044

The **UARTICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt (both raw interrupt and masked interrupt, if enabled) is cleared. A write of 0 has no effect.

UART Interrupt Clear (UARTICR)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0x044 Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1 1				1	rese	rved		1			1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	reserved			OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC		rese	rved	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	W1C 0	RO 0	RO 0	RO 0	RO 0
Bit/Fi	eld		Name		Туре	F	Reset	Descr	iption							
31:1	11		reserved		RO		0x00	compa	atibility v	ith futur/	e produ	e value o cts, the v fy-write o	alue of	a reserv		
10	1		OEIC		W1C		0	Overr	un Error	Interrup	t Clear					
		The OEIC values are defined as follows:														
								Value	e Descri	ption						
								0	No effe	ect on th	e interru	ipt.				
								1	Clears	interrup	ot.					
9			BEIC		W1C		0	Break	Error In	terrupt (Clear					
								The B	EIC valu	ues are o	defined a	as follow	s:			
								Value	Descri	ption						
								0	No effe	ect on th	e interru	ıpt.				
								1	Clears	interrup	ot.					
8			PEIC		W1C		0	Parity	Error In	terrupt C	Clear					
								The ₽	EIC valu	ues are o	defined	as follow	S:			
								Value	Descri	ption						
								0	No effe	ect on th	e interru	ıpt.				
								1	Clears	interrup	ot.					

Bit/Field	Name	Туре	Reset	Description
7	FEIC	W1C	0	Framing Error Interrupt Clear
				The FEIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
6	RTIC	W1C	0	Receive Time-Out Interrupt Clear
				The RTIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
5	TXIC	W1C	0	Transmit Interrupt Clear
				The TXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
4	RXIC	W1C	0	Receive Interrupt Clear
				The RXIC values are defined as follows:
				Value Description
				0 No effect on the interrupt.
				1 Clears interrupt.
3:0	reserved	RO	0x00	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

Register 14: UART Peripheral Identification 4 (UARTPeriphID4), offset 0xFD0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 4 (UARTPeriphID4)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD0 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1			· · ·		1	rese	reserved									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1		rved		1	1	PID4									
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Bit/F	ield		Name		Туре	Type Reset Description												
31:8 reserved RO 0x00 Software should not rely on compatibility with future proc preserved across a read-mo									e produc	cts, the v	alue of	a reserv						
7:(D		PID4		RO	0	x0000	000 UART Peripheral ID Register[7:0] Can be used by software to identify the presence of this peripher										

Register 15: UART Peripheral Identification 5 (UARTPeriphID5), offset 0xFD4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 5 (UARTPeriphID5)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1		r r I			rese	I erved		1	1		1	,	,		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		1	1	rese	rved I		1	1	PID5									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/F	ield		Name		Туре		Reset	Descr	ription									
31:8 reserved RO 0x00 Software should compatibility with preserved across								vith futu	re produ	cts, the v	alue of	a reser						
7:	0		PID5		RO	0	0000x	UART	Periphe	eral ID F	Register[15:8]						
								Can b	be used b	by softw	are to id	entify the	e prese	nce of tl	nis periph	neral.		

Register 16: UART Peripheral Identification 6 (UARTPeriphID6), offset 0xFD8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 6 (UARTPeriphID6)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
		1	1	1	, , ,		1	rese	rved		1	1	1	1	1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		T	1	rese	erved		T	T	PID6									
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		
Bit/F	ield		Name		Туре		Reset	Descr	iption									
31:8 reserved RO 0x00 Software should not compatibility with future preserved across a mathematical structure of the structur								vith futu	re produ	cts, the v	value of	a reser						
7:	0		PID6		RO	C)x0000	UART	Periphe	eral ID F	Register[23:16]						
								Can b	e used b	by softw	are to id	lentify the	e presei	nce of th	nis peripł	neral.		

Register 17: UART Peripheral Identification 7 (UARTPeriphID7), offset 0xFDC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 7 (UARTPeriphID7)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1					1	rese	reserved										
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Neget																			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
				rese	rved				PID7										
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
Bit/F	it/Field Name Typ					F	Reset	Descr	iption										
31	31:8 reserved RO 0 Software should not rely on the compatibility with future produce preserved across a read-mode preserved across across a read-mode preserved across acros									e produc	cts, the v	alue of	a reserv	•					
7:	0		PID7		RO	0	0x0000 UART Peripheral ID Register[31:24]												
						Can be used by software to identify the presence of this periphe									eral.				

Register 18: UART Peripheral Identification 0 (UARTPeriphID0), offset 0xFE0

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 0 (UARTPeriphID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE0 Type RO, reset 0x0000.0011

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1	I	r r 1		1	rese	erved			I	1	Í	1	•			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		1	1	rese	rved		1	1	PIDO										
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1			
Bit/F	ield		Name		Туре		Reset	Descr	iption										
31	:8		reserved	1	RO		0x00	Software should not rely on the value of a reserved compatibility with future products, the value of a reserved across a read-modify-write operation.											
7:	0		PID0		RO		0x11	UART	Periphe	eral ID R	egister[7:0]							
								Can be used by software to identify the presence of this periphe											

Register 19: UART Peripheral Identification 1 (UARTPeriphID1), offset 0xFE4

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 1 (UARTPeriphID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
		1	1		· · ·		1	rese	erved					1	1					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
		1	1	rese	rved		1	1	PID1											
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
Bit/F	Reset 0 Bit/Field		Name		Туре		Reset	Descr	iption											
31	compati								Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
7:	0		PID1		RO		0x00	UART	Periphe	eral ID R	egister[15:8]								
								Can b	e used b	by softwa	are to id	entify the	e preser	nce of th	nis periph	ieral.				

Register 20: UART Peripheral Identification 2 (UARTPeriphID2), offset 0xFE8

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 2 (UARTPeriphID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1					1	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report		14	13	12	11	10			7					2	4	
	15	14	13	12		10	9	8	, 	6	5	4	3	- <u>-</u>	, 1	
				rese	rved							PII	D2			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	1	1	0	0	0
			N		T		- t	D								
Bit/F	ield		Name		Туре	ł	Reset	Descr	iption							
31	:8		reserved		RO		0x00	Softw	are shou	ıld not re	ely on the	e value o	of a rese	erved bit	. To prov	ride
								•	atibility w		•	-			ed bit sh	ould be
								prese	rved acro	oss a rea	ad-modi ⁻	ty-write of	operatio	n.		
7:	0		PID2		RO		0x18	UART	Periphe	eral ID R	egister[2	23:16]				
								Can b	e used b	by softwa	are to ide	entify the	e preser	nce of thi	is periph	eral.

Register 21: UART Peripheral Identification 3 (UARTPeriphID3), offset 0xFEC

The **UARTPeriphIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART Peripheral Identification 3 (UARTPeriphID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	, ,		r r		1	rese	rved I	1	1			1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	1	rese	rved		1	I		1	1	PI	D3	1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ		alue of	a reser	t. To prov ved bit sł	
7:	0		PID3		RO		0x01	UART	Periphe	eral ID R	egister[31:24]				
								Can b	e used l	by softw	are to id	entify the	e prese	nce of th	nis periph	neral.

Register 22: UART PrimeCell Identification 0 (UARTPCellID0), offset 0xFF0

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 0 (UARTPCellID0)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					, , , , , , , , , , , , , , , , , , ,		1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report															4	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved						-	CI	D0	-	-	-
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID0		RO		0x0D	UART	PrimeC	ell ID Re	egister[7	:0]				
								Provid	les softw	/are a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 23: UART PrimeCell Identification 1 (UARTPCellID1), offset 0xFF4

The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 1 (UARTPCellID1)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , , , , , , , , , , , , , , , , , ,		1	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Resei															U	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•					CI	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur	e produ	cts, the v	alue of	a reserv		
7:	0		CID1		RO		0xF0	UART	⁻ PrimeC	ell ID Re	egister[1	5:8]				
								Provid	des softw	vare a st	andard	cross-pe	ripheral	identific	ation sy	stem.

Register 24: UART PrimeCell Identification 2 (UARTPCellID2), offset 0xFF8

The **UARTPCellIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 2 (UARTPCelIID2)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			· · ·		1	rese	erved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	rese	rved		T	T				CI	D2	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv	•	
7:	0		CID2		RO		0x05		⁻ PrimeC des softw		• .		ripheral	identific	ation sy	stem.

Register 25: UART PrimeCell Identification 3 (UARTPCellID3), offset 0xFFC

The **UARTPCeIIIDn** registers are hard-coded and the fields within the registers determine the reset values.

UART PrimeCell Identification 3 (UARTPCellID3)

UART0 base: 0x4000.C000 UART1 base: 0x4000.D000 UART2 base: 0x4000.E000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			, , , , , , , , , , , , , , , , , , ,		1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Report	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	15	14	1.0		r r	10	1	, I	<u>, </u>	0	- J			-	, 	
				rese	rved							CI	D3 L			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1
Reset	0	0	0	0	0	0	0	0	1	0		1	0	0	0	I
Bit/F	ield		Name		Туре	ſ	Reset	Descr	intion							
Ditt			Nume		Type	'	10001	Deser	iption							
31	:8		reserved		RO		0x00	Softw	are shou	ld not re	ly on the	e value o	of a rese	erved bit.	To prov	ide
								•	atibility w		•	-			ed bit sh	ould be
												,				
7:	0		CID3		RO		0xB1	UART	PrimeC	ell ID Re	egister[3	1:24]				
								Provid	les softw	/are a st	andard o	cross-pe	ripheral	identific	ation sy	stem.

<u>查询"LM3S1138"供应商</u> 14 Synchronous Serial Interface (SSI)


The Stellaris[®] microcontroller includes two Synchronous Serial Interface (SSI) modules. Each SSI is a master or slave interface for synchronous serial communication with peripheral devices that have either Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces.

Each Stellaris[®] SSI module has the following features:

- Master or slave operation
- Programmable clock bit rate and prescale
- Separate transmit and receive FIFOs, 16 bits wide, 8 locations deep
- Programmable interface operation for Freescale SPI, MICROWIRE, or Texas Instruments synchronous serial interfaces
- Programmable data frame size from 4 to 16 bits
- Internal loopback test mode for diagnostic/debug testing

14.1 Block Diagram

Figure 14-1. SSI Module Block Diagram



14.2 Functional Description

The SSI performs serial-to-parallel conversion on data received from a peripheral device. The CPU accesses data, control, and status information. The transmit and receive paths are buffered with

internal FIFO memories allowing up to eight 16-bit values to be stored independently in both transmit and receive modes.

14.2.1 Bit Rate Generation

The SSI includes a programmable bit rate clock divider and prescaler to generate the serial output clock. Bit rates are supported to 2 MHz and higher, although maximum bit rate is determined by peripheral devices.

The serial bit rate is derived by dividing down the 50-MHz input clock. The clock is first divided by an even prescale value CPSDVSR from 2 to 254, which is programmed in the **SSI Clock Prescale** (**SSICPSR**) register (see page 350). The clock is further divided by a value from 1 to 256, which is 1 + SCR, where SCR is the value programmed in the **SSI Control0 (SSICR0)** register (see page 343).

The frequency of the output clock SSIClk is defined by:

FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))

Note that although the SSIClk transmit clock can theoretically be 25 MHz, the module may not be able to operate at that speed. For master mode, the system clock must be at least two times faster than the SSIClk. For slave mode, the system clock must be at least 12 times faster than the SSIClk.

See "Synchronous Serial Interface (SSI)" on page 437 to view SSI timing parameters.

14.2.2 FIFO Operation

14.2.2.1 Transmit FIFO

The common transmit FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. The CPU writes data to the FIFO by writing the **SSI Data (SSIDR)** register (see page 347), and data is stored in the FIFO until it is read out by the transmission logic.

When configured as a master or a slave, parallel data is written into the transmit FIFO prior to serial conversion and transmission to the attached slave or master, respectively, through the SSITx pin.

14.2.2.2 Receive FIFO

The common receive FIFO is a 16-bit wide, 8-locations deep, first-in, first-out memory buffer. Received data from the serial interface is stored in the buffer until read out by the CPU, which accesses the read FIFO by reading the **SSIDR** register.

When configured as a master or slave, serial data received through the SSIRx pin is registered prior to parallel loading into the attached slave or master receive FIFO, respectively.

14.2.3 Interrupts

The SSI can generate interrupts when the following conditions are observed:

- Transmit FIFO service
- Receive FIFO service
- Receive FIFO time-out
- Receive FIFO overrun

All of the interrupt events are ORed together before being sent to the interrupt controller, so the SSI can only generate a single interrupt request to the controller at any given time. You can mask each

of the four individual maskable interrupts by setting the appropriate bits in the **SSI Interrupt Mask (SSIIM)** register (see page 351). Setting the appropriate mask bit to 1 enables the interrupt.

Provision of the individual outputs, as well as a combined interrupt output, allows use of either a global interrupt service routine, or modular device drivers to handle interrupts. The transmit and receive dynamic dataflow interrupts have been separated from the status interrupts so that data can be read or written in response to the FIFO trigger levels. The status of the individual interrupt sources can be read from the **SSI Raw Interrupt Status (SSIRIS)** and **SSI Masked Interrupt Status (SSIMIS)** registers (see page 353 and page 354, respectively).

14.2.4 Frame Formats

Each data frame is between 4 and 16 bits long, depending on the size of data programmed, and is transmitted starting with the MSB. There are three basic frame types that can be selected:

- Texas Instruments synchronous serial
- Freescale SPI
- MICROWIRE

For all three formats, the serial clock (SSIClk) is held inactive while the SSI is idle, and SSIClk transitions at the programmed frequency only during active transmission or reception of data. The idle state of SSIClk is utilized to provide a receive timeout indication that occurs when the receive FIFO still contains data after a timeout period.

For Freescale SPI and MICROWIRE frame formats, the serial frame (SSIFSS) pin is active Low, and is asserted (pulled down) during the entire transmission of the frame.


For Texas Instruments synchronous serial frame format, the SSIFSS pin is pulsed for one serial clock period starting at its rising edge, prior to the transmission of each frame. For this frame format, both the SSI and the off-chip slave device drive their output data on the rising edge of SSIClk, and latch data from the other device on the falling edge.

Unlike the full-duplex transmission of the other two frame formats, the MICROWIRE format uses a special master-slave messaging technique, which operates at half-duplex. In this mode, when a frame begins, an 8-bit control message is transmitted to the off-chip slave. During this transmit, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the requested data. The returned data can be 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

14.2.4.1 Texas Instruments Synchronous Serial Frame Format

Figure 14-2 on page 333 shows the Texas Instruments synchronous serial frame format for a single transmitted frame.

Figure 14-2. TI Synchronous Serial Frame Format (Single Transfer)




In this mode, SSIClk and SSIFSS are forced Low, and the transmit data line SSITx is tristated whenever the SSI is idle. Once the bottom entry of the transmit FIFO contains data, SSIFSS is pulsed High for one SSIClk period. The value to be transmitted is also transferred from the transmit FIFO to the serial shift register of the transmit logic. On the next rising edge of SSIClk, the MSB of the 4 to 16-bit data frame is shifted out on the SSITx pin. Likewise, the MSB of the received data is shifted onto the SSIRx pin by the off-chip serial slave device.

Both the SSI and the off-chip serial slave device then clock each data bit into their serial shifter on the falling edge of each SSIC1k. The received data is transferred from the serial shifter to the receive FIFO on the first rising edge of SSIC1k after the LSB has been latched.

Figure 14-3 on page 334 shows the Texas Instruments synchronous serial frame format when back-to-back frames are transmitted.

Figure 14-3. TI Synchronous Serial Frame Format (Continuous Transfer)



14.2.4.2 Freescale SPI Frame Format

The Freescale SPI interface is a four-wire interface where the SSIFSS signal behaves as a slave select. The main feature of the Freescale SPI format is that the inactive state and phase of the SSIClk signal are programmable through the SPO and SPH bits within the **SSISCR0** control register.

SPO Clock Polarity Bit

When the SPO clock polarity control bit is Low, it produces a steady state Low value on the SSIClk pin. If the SPO bit is High, a steady state High value is placed on the SSIClk pin when data is not being transferred.

SPH Phase Control Bit

The SPH phase control bit selects the clock edge that captures data and allows it to change state. It has the most impact on the first bit transmitted by either allowing or not allowing a clock transition before the first data capture edge. When the SPH phase control bit is Low, data is captured on the first clock edge transition. If the SPH bit is High, data is captured on the second clock edge transition.

14.2.4.3 Freescale SPI Frame Format with SPO=0 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=0 and SPH=0 are shown in Figure 14-4 on page 335 and Figure 14-5 on page 335.




Figure 14-4. Freescale SPI Format (Single Transfer) with SPO=0 and SPH=0





Figure 14-5. Freescale SPI Format (Continuous Transfer) with SPO=0 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSICIk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. This causes slave data to be enabled onto the SSIRx input line of the master. The master SSITx output pad is enabled.

One half SSIClk period later, valid master data is transferred to the SSITx pin. Now that both the master and slave data have been set, the SSIClk master clock pin goes High after one further half SSIClk period.

The data is now captured on the rising and propagated on the falling edges of the SSIClk signal.

In the case of a single word transmission, after all bits of the data word have been transferred, the SSIFss line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSICIk period after the last bit has been captured.

14.2.4.4 Freescale SPI Frame Format with SPO=0 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=0 and SPH=1 is shown in Figure 14-6 on page 336, which covers both single and continuous transfers.

SSICIk — SSIFss					^		
SSIRx —	(_Q_ /MSB_ /	X	X	4 to 16 bits-		X	<u>(LSB)</u> Q-
SSITx —	/ MSB /	χ	X	χ		X	LSB

Figure 14-6. Freescale SPI Frame Format with SPO=0 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIC1k pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output is enabled. After a further one half SSIClk period, both master and slave valid data is enabled onto their respective transmission lines. At the same time, the SSIClk is enabled with a rising edge transition.

Data is then captured on the falling edges and propagated on the rising edges of the SSIClk signal.

In the case of a single word transfer, after all bits have been transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

14.2.4.5 Freescale SPI Frame Format with SPO=1 and SPH=0

Single and continuous transmission signal sequences for Freescale SPI format with SPO=1 and SPH=0 are shown in Figure 14-7 on page 337 and Figure 14-8 on page 337.




Figure 14-7. Freescale SPI Frame Format (Single Transfer) with SPO=1 and SPH=0





Figure 14-8. Freescale SPI Frame Format (Continuous Transfer) with SPO=1 and SPH=0



In this configuration, during idle periods:

- SSIClk is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low, which causes slave data to be immediately transferred onto the SSIRx line of the master. The master SSITx output pad is enabled.

One half period later, valid master data is transferred to the SSITx line. Now that both the master and slave data have been set, the SSIC1k master clock pin becomes Low after one further half SSIC1k period. This means that data is captured on the falling edges and propagated on the rising edges of the SSIC1k signal.

In the case of a single word transmission, after all bits of the data word are transferred, the SSIFSS line is returned to its idle High state one SSIClk period after the last bit has been captured.

However, in the case of continuous back-to-back transmissions, the SSIFss signal must be pulsed High between each data word transfer. This is because the slave select pin freezes the data in its serial peripheral register and does not allow it to be altered if the SPH bit is logic zero. Therefore, the master device must raise the SSIFss pin of the slave device between each data transfer to enable the serial peripheral data write. On completion of the continuous transfer, the SSIFss pin is returned to its idle state one SSIC1k period after the last bit has been captured.

14.2.4.6 Freescale SPI Frame Format with SPO=1 and SPH=1

The transfer signal sequence for Freescale SPI format with SPO=1 and SPH=1 is shown in Figure 14-9 on page 338, which covers both single and continuous transfers.

SSICIk								-
SSIFss					<i>i</i>		/	-
SSIRx—	(Q) MSB) ◀	χ	X	4 to 16 bits		χ	LSB (Q)	-
SSITx_	MSB (χ	X	X		X	LSB)	-

Figure 14-9. Freescale SPI Frame Format with SPO=1 and SPH=1

Note: Q is undefined.

In this configuration, during idle periods:

- SSICIK is forced High
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low
- When the SSI is configured as a master, it enables the SSIClk pad
- When the SSI is configured as a slave, it disables the SSIClk pad

If the SSI is enabled and there is valid data within the transmit FIFO, the start of transmission is signified by the SSIFss master signal being driven Low. The master SSITx output pad is enabled. After a further one-half SSIClk period, both master and slave data are enabled onto their respective transmission lines. At the same time, SSIClk is enabled with a falling edge transition. Data is then captured on the rising edges and propagated on the falling edges of the SSIClk signal.

After all bits have been transferred, in the case of a single word transmission, the SSIFss line is returned to its idle high state one SSIClk period after the last bit has been captured.


For continuous back-to-back transmissions, the SSIFSS pin remains in its active Low state, until the final bit of the last word has been captured, and then returns to its idle state as described above.

For continuous back-to-back transfers, the SSIFSS pin is held Low between successive data words and termination is the same as that of the single word transfer.

14.2.4.7 MICROWIRE Frame Format

Figure 14-10 on page 339 shows the MICROWIRE frame format, again for a single frame. Figure 14-11 on page 340 shows the same format when back-to-back frames are transmitted.

<u>查询"LM3S1138"供应商</u> Figure 14-10. MICROWIRE Frame Format (Single Frame)



MICROWIRE format is very similar to SPI format, except that transmission is half-duplex instead of full-duplex, using a master-slave message passing technique. Each serial transmission begins with an 8-bit control word that is transmitted from the SSI to the off-chip slave device. During this transmission, no incoming data is received by the SSI. After the message has been sent, the off-chip slave decodes it and, after waiting one serial clock after the last bit of the 8-bit control message has been sent, responds with the required data. The returned data is 4 to 16 bits in length, making the total frame length anywhere from 13 to 25 bits.

In this configuration, during idle periods:

- SSICIK is forced Low
- SSIFss is forced High
- The transmit data line SSITx is arbitrarily forced Low

A transmission is triggered by writing a control byte to the transmit FIFO. The falling edge of SSIFSS causes the value contained in the bottom entry of the transmit FIFO to be transferred to the serial shift register of the transmit logic, and the MSB of the 8-bit control frame to be shifted out onto the SSITx pin. SSIFSS remains Low for the duration of the frame transmission. The SSIRx pin remains tristated during this transmission.

The off-chip serial slave device latches each control bit into its serial shifter on the rising edge of each SSIClk. After the last bit is latched by the slave device, the control byte is decoded during a one clock wait-state, and the slave responds by transmitting data back to the SSI. Each bit is driven onto the SSIRx line on the falling edge of SSIClk. The SSI in turn latches each bit on the rising edge of SSIClk. At the end of the frame, for single transfers, the SSIFss signal is pulled High one clock period after the last bit has been latched in the receive serial shifter, which causes the data to be transferred to the receive FIFO.


Note: The off-chip slave device can tristate the receive line either on the falling edge of SSIClk after the LSB has been latched by the receive shifter, or when the SSIFss pin goes High.


For continuous transfers, data transmission begins and ends in the same manner as a single transfer. However, the SSIFSS line is continuously asserted (held Low) and transmission of data occurs back-to-back. The control byte of the next frame follows directly after the LSB of the received data from the current frame. Each of the received values is transferred from the receive shifter on the falling edge of SSIC1k, after the LSB of the frame has been latched into the SSI.

查询"LM3S1138"供应商 Figure 14-11. MICROWIRE Frame Format (Continuous Transfer) SSICI SSIFss LSB SSITx MSB LSB 8-bit control SSIRx (мѕв) 0 /MSB I SB 4 to 16 bits output data

In the MICROWIRE mode, the SSI slave samples the first bit of receive data on the rising edge of SSIClk after SSIFss has gone Low. Masters that drive a free-running SSIClk must ensure that the SSIFss signal has sufficient setup and hold margins with respect to the rising edge of SSIClk.

Figure 14-12 on page 340 illustrates these setup and hold time requirements. With respect to the SSIClk rising edge on which the first bit of receive data is to be sampled by the SSI slave, SSIFss must have a setup of at least two times the period of SSIClk on which the SSI operates. With respect to the SSIClk rising edge previous to this edge, SSIFss must have a hold of at least one SSIClk period.





14.3 Initialization and Configuration

To use the SSI, its peripheral clock must be enabled by setting the SSI bit in the RCGC1 register.

For each of the frame formats, the SSI is configured using the following steps:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled before making any configuration changes.
- 2. Select whether the SSI is a master or slave:
 - a. For master operations, set the **SSICR1** register to 0x0000.0000.
 - b. For slave mode (output enabled), set the **SSICR1** register to 0x0000.0004.
 - c. For slave mode (output disabled), set the SSICR1 register to 0x0000.000C.
- 3. Configure the clock prescale divisor by writing the SSICPSR register.

- 4. Write the **SSICR0** register with the following configuration:
 - Serial clock rate (SCR)
 - Desired clock phase/polarity, if using Freescale SPI mode (SPH and SPO)
 - The protocol mode: Freescale SPI, TI SSF, MICROWIRE (FRF)
 - The data size (DSS)
- 5. Enable the SSI by setting the SSE bit in the SSICR1 register.

As an example, assume the SSI must be configured to operate with the following parameters:

- Master operation
- Freescale SPI mode (SPO=1, SPH=1)
- 1 Mbps bit rate
- 8 data bits

Assuming the system clock is 20 MHz, the bit rate calculation would be:

```
FSSIClk = FSysClk / (CPSDVSR * (1 + SCR))
1x106 = 20x106 / (CPSDVSR * (1 + SCR))
```

In this case, if CPSDVSR=2, SCR must be 9.

The configuration sequence would be as follows:

- 1. Ensure that the SSE bit in the **SSICR1** register is disabled.
- 2. Write the **SSICR1** register with a value of 0x0000.0000.
- 3. Write the **SSICPSR** register with a value of 0x0000.0002.
- 4. Write the **SSICR0** register with a value of 0x0000.09C7.
- 5. The SSI is then enabled by setting the SSE bit in the SSICR1 register to 1.

14.4 Register Map

Table 14-1 on page 342 lists the SSI registers. The offset listed is a hexadecimal increment to the register's address, relative to that SSI module's base address:

- SSI0: 0x4000.8000
- SSI1: 0x4000.9000
- Note: The SSI must be disabled (see the SSE bit in the SSICR1 register) before any of the control registers are reprogrammed.

Table 14-1. SSI Register Map

Offset	Name	Туре	Reset	Description	See page
0x000	SSICR0	R/W	0x0000.0000	SSI Control 0	343
0x004	SSICR1	R/W	0x0000.0000	SSI Control 1	345
0x008	SSIDR	R/W	0x0000.0000	SSI Data	347
0x00C	SSISR	RO	0x0000.0003	SSI Status	348
0x010	SSICPSR	R/W	0x0000.0000	SSI Clock Prescale	350
0x014	SSIIM	R/W	0x0000.0000	SSI Interrupt Mask	351
0x018	SSIRIS	RO	0x0000.0008	SSI Raw Interrupt Status	353
0x01C	SSIMIS	RO	0x0000.0000	SSI Masked Interrupt Status	354
0x020	SSIICR	W1C	0x0000.0000	SSI Interrupt Clear	355
0xFD0	SSIPeriphID4	RO	0x0000.0000	SSI Peripheral Identification 4	356
0xFD4	SSIPeriphID5	RO	0x0000.0000	SSI Peripheral Identification 5	357
0xFD8	SSIPeriphID6	RO	0x0000.0000	SSI Peripheral Identification 6	358
0xFDC	SSIPeriphID7	RO	0x0000.0000	SSI Peripheral Identification 7	359
0xFE0	SSIPeriphID0	RO	0x0000.0022	SSI Peripheral Identification 0	360
0xFE4	SSIPeriphID1	RO	0x0000.0000	SSI Peripheral Identification 1	361
0xFE8	SSIPeriphID2	RO	0x0000.0018	SSI Peripheral Identification 2	362
0xFEC	SSIPeriphID3	RO	0x0000.0001	SSI Peripheral Identification 3	363
0xFF0	SSIPCellID0	RO	0x0000.000D	SSI PrimeCell Identification 0	364
0xFF4	SSIPCellID1	RO	0x0000.00F0	SSI PrimeCell Identification 1	365
0xFF8	SSIPCellID2	RO	0x0000.0005	SSI PrimeCell Identification 2	366
0xFFC	SSIPCellID3	RO	0x0000.00B1	SSI PrimeCell Identification 3	367

14.5 Register Descriptions

The remainder of this section lists and describes the SSI registers, in numerical order by address offset.

Register 1: SSI Control 0 (SSICR0), offset 0x000

SSICR0 is control register 0 and contains bit fields that control various functions within the SSI module. Functionality such as protocol mode, clock rate, and data size are configured in this register.

SSI Control 0 (SSICR0) SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x000 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved		1	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[1		SC	CR		T	1	SPH	SPO	F	I RF		D	SS	
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0							
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
31:′	16		reserved		RO		0x00	comp	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv		
15:	8		SCR		R/W	C	x0000	SSI S	erial Clo	ck Rate						
									alue scr SI. The b		•	erate the	transmi	t and red	ceive bit	rate of
								BR=F	SSIClk	/(CPSD	VSR *	(1 + S	CR))			
												llue from a value	•	-	med in tl	ne
7			SPH		R/W		0	SSI S	erial Clo	ck Phas	е					
								This b	it is only	applica	ble to th	e Frees	cale SPI	Format.		
								it to cl either	nange st	ate. It ha	as the m	clock ed lost impa a clock f	act on th	e first bi	t transm	itted by
												aptured the sec				
6			SPO		R/W		0	SSI S	erial Clo	ck Polar	rity					
								This b	it is only	applica	ble to th	e Frees	cale SPI	Format.		
								SSIC	lk pin. li	f spo is	1, a stea	ices a st ady state peing tra	High va	alue is pl		

Bit/Field	Name	Туре	Reset	Description
5:4	FRF	R/W	0x0	SSI Frame Format Select
				The FRF values are defined as follows:
				Value Frame Format
				0x0 Freescale SPI Frame Format
				0x1 Texas Intruments Synchronous Serial Frame Format
				0x2 MICROWIRE Frame Format
				0x3 Reserved
3:0	DSS	R/W	0x00	SSI Data Size Select
0.0	200		0.000	The DSS values are defined as follows:
				Value Data Size
				0x0-0x2 Reserved
				0x3 4-bit data
				0x4 5-bit data
				0x5 6-bit data
				0x6 7-bit data
				0x7 8-bit data
				0x8 9-bit data
				0x9 10-bit data
				0xA 11-bit data
				0xB 12-bit data
				0xC 13-bit data
				0xD 14-bit data
				0xE 15-bit data
				0xF 16-bit data

Register 2: SSI Control 1 (SSICR1), offset 0x004

SSICR1 is control register 1 and contains bit fields that control various functions within the SSI module. Master and slave mode functionality is controlled by this register.

SSI Control 1 (SSICR1) SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x004 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
								rese	rved							
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
						rese	erved						SOD	MS	SSE	LBM
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0
Resei	0	0	U	0	U	0	0	U	U	U	0	0	0	0	0	0
Bit/Fi	eld		Name		Туре	F	Reset	Descr	iption							
31:	4		reserved		RO		0x00	compa	atibility v	uld not re with futur oss a rea	e produ	cts, the v	alue of	a reserv		
3			SOD		R/W		0	SSI S	lave Mo	de Outp	ut Disab	le				
								syster slaves the se could config The s	ns, it is s in the s rial outp be tied t ured so oD value e Descri SSI ca	evant only possible system w ut line. In together, that the es are de ption an drive s ust not d	for the S hile ensu such sy To oper SSI slav efined as	SSI mast uring tha stems, th rate in su ve does s follows utput in	er to bro it only or he TXD I uch a sys not drive : Slave O	adcast a ne slave ines fron stem, the e the SS: utput mo	a messa drives da n multiple sod bit ITx pin.	ge to all ata onto e slaves
2			MS		R/W		0	SSI M	aster/SI	ave Sele	ect					
										s Master d (SSE=0		e mode	and can	be mod	lified onl	y when
								The м	s values	s are def	ined as	follows:				
								Value	Descri	ption						
								0	Device	e configu	ired as a	master				
								1	Device	e configu	ired as a	slave.				

Bit/Field	Name	Туре	Reset	Description
1	SSE	R/W	0	SSI Synchronous Serial Port Enable
				Setting this bit enables SSI operation.
				The SSE values are defined as follows:
				Value Description
				0 SSI operation disabled.
				1 SSI operation enabled.
				Note: This bit must be set to 0 before any control registers are reprogrammed.
0	LBM	R/W	0	SSI Loopback Mode
				Setting this bit enables Loopback Test mode.
				The LBM values are defined as follows:
				Value Description
				0 Normal serial port operation enabled.

1 Output of the transmit serial shift register is connected internally to the input of the receive serial shift register.

Register 3: SSI Data (SSIDR), offset 0x008

SSIDR is the data register and is 16-bits wide. When **SSIDR** is read, the entry in the receive FIFO (pointed to by the current FIFO read pointer) is accessed. As data values are removed by the SSI receive logic from the incoming data frame, they are placed into the entry in the receive FIFO (pointed to by the current FIFO write pointer).

When **SSIDR** is written to, the entry in the transmit FIFO (pointed to by the write pointer) is written to. Data values are removed from the transmit FIFO one value at a time by the transmit logic. It is loaded into the transmit serial shifter, then serially shifted out onto the SSITx pin at the programmed bit rate.

When a data size of less than 16 bits is selected, the user must right-justify data written to the transmit FIFO. The transmit logic ignores the unused bits. Received data less than 16 bits is automatically right-justified in the receive buffer.

When the SSI is programmed for MICROWIRE frame format, the default size for transmit data is eight bits (the most significant byte is ignored). The receive data size is controlled by the programmer. The transmit FIFO and the receive FIFO are not cleared even when the SSE bit in the **SSICR1** register is set to zero. This allows the software to fill the transmit FIFO before enabling the SSI.

SSI Data (SSIDR) SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x008

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1			ı	rese	erved	1		•	1	1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	<u>г</u>		1	I DA	I ATA	I	I	1	ı ı	1	1	1
Type Reset	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0								
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31:	16		reserved	I	RO	0	x0000	compa	atibility v	vith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
15	:0		DATA		R/W	0	x0000	SSI R	eceive/1	ransmit	Data					
								A read	d operat	ion read	s the red	eive FIF	O. A wr	ite opera	ation wri	tes the

A read operation reads the receive FIFO. A write operation v transmit FIFO.

Software must right-justify data when the SSI is programmed for a data size that is less than 16 bits. Unused bits at the top are ignored by the transmit logic. The receive logic automatically right-justifies the data.

Register 4: SSI Status (SSISR), offset 0x00C

SSISR is a status register that contains bits that indicate the FIFO fill status and the SSI busy status.

SSI Sta SSI0 bas SSI1 bas Offset 0xi Type RO	e: 0x4000 e: 0x4000 00C	0.8000 0.9000	03														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
			1 1				1	rese	rved					1	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
					· ·	reserved	•					BSY	RFF	RNE	TNF	TFE	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	R0 1	
Bit/F	ield		Name		Туре	F	Reset	Descr	iption								
31	:5	I	reserved		RO		 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 SSI Busy Bit 										
4	Ļ		BSY		RO		0	SSI B	usy Bit								
								The B	sy value	es are de	efined as	s follows	:				
								Value	Descri	otion							
								0	SSI is	idle.							
								1		currently it FIFO i			d/or rec	eiving a	frame, o	r the	
3	3		RFF		RO		0	SSI R	eceive F	IFO Ful	l						
								The R	FF value	es are de	efined as	s follows	:				
								Value	Descri	otion							
								0	Receiv	e FIFO	is not ful	II.					
								1	Receiv	e FIFO	is full.						
2	2		RNE		RO		0	SSI R	eceive F	IFO Not	Empty						
								The R	NE value	es are de	efined as	s follows	:				
								Value	Descri	otion							
								0		e FIFO							
								1	Receiv	e FIFO	is not en	npty.					

Bit/Field	Name	Туре	Reset	Description
1	TNF	RO	1	 SSI Transmit FIFO Not Full The TNF values are defined as follows: Value Description 0 Transmit FIFO is full. 1 Transmit FIFO is not full.
0	TFE	R0	1	SSI Transmit FIFO Empty The TFE values are defined as follows: Value Description

- 0 Transmit FIFO is not empty.
- 1 Transmit FIFO is empty.

Register 5: SSI Clock Prescale (SSICPSR), offset 0x010

SSICPSR is the clock prescale register and specifies the division factor by which the system clock must be internally divided before further use.

The value programmed into this register must be an even number between 2 and 254. The least-significant bit of the programmed number is hard-coded to zero. If an odd number is written to this register, data read back from this register has the least-significant bit as zero.

SSI Clock Prescale (SSICPSR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x010 Type R/W, reset 0x0000.0000

Type R/W	v, reset (JX0000.00	000													
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1	i	1		1	rese	rved			г т т	i			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1	reser	ved		T	ì				CPSD	VSR			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility w	/ith futur	e produ	e value c cts, the v fy-write c	alue of a	a reserv	•	
7:	0	C	PSDVSF	२	R/W		0x00	SSI C	lock Pre	scale Di	visor					
								This v	alue mu	st be an	even nu	umber fro	om 2 to 2	254, dep	ending o	on the

This value must be an even number from 2 to 254, depending on the frequency of SSIC1k. The LSB always returns 0 on reads.

Register 6: SSI Interrupt Mask (SSIIM), offset 0x014

The **SSIIM** register is the interrupt mask set or clear register. It is a read/write register and all bits are cleared to 0 on reset.

On a read, this register gives the current value of the mask on the relevant interrupt. A write of 1 to the particular bit sets the mask, enabling the interrupt to be read. A write of 0 clears the corresponding mask.

SSI Interrupt Mask (SSIIM)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x014 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16				
								rese	erved	-				-	•					
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO				
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0				
						rese	erved			•			TXIM	RXIM	RTIM	RORIM				
Туре	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W	R/W 0	R/W				
Reset	0	U	0	U	U	0	U	U	U	U	U	U	U	0	U	0				
	- 1-1		N		T		- 1	D	· · · · ·											
Bit/Fi	ela		Name		Туре	ł	Reset	Descr	iption											
31:	4	I	reserved		RO		0x00			uld not re										
															ed bit sh	nould be				
								prese	rveu aci	oss a re	au-moui	iy-write o	operatio	n.						
3			TXIM		R/W		0	· ·												
								The TXIM values are defined as follows:												
							The TXIM values are defined as follows: Value Description													
								0		O half-f				•						
								1	IXFIF	O half-f	ull or les	s conditi	ion inter	rupt is no	ot mask	ed.				
2			RXIM		R/W		0	SSI R	eceive F	FIFO Inte	errupt Ma	ask								
								The T	FE value	es are de	efined as	s follows	:							
								Value	e Descri	otion										
								0		O half-f	ull or mo	ore cond	ition inte	errupt is	masked					
								1		O half-f										
									10(11)	O Huil I				inaptio	not mas	NGG.				
1			RTIM		R/W		0	2010		Time-Out	Intorru	t Mook								
I			KT IIVI		r./ v v		0													
								The R	TIM val	ues are o	defined a	as follow	/S:							
								Value	e Descri	ption										
								0	RX FI	O time-	out inter	rupt is m	nasked.							
								1	RX FI	O time-	out inter	rupt is n	ot mask	ed.						

Bit/Field	Name	Туре	Reset	Description
0	RORIM	R/W	0	SSI Receive Overrun Interrupt Mask
				The RORIM values are defined as follows:
				Value Description

1

0 RX FIFO overrun interrupt is masked.

RX FIFO overrun interrupt is not masked.

September 02, 2007

Register 7: SSI Raw Interrupt Status (SSIRIS), offset 0x018

The **SSIRIS** register is the raw interrupt status register. On a read, this register gives the current raw status value of the corresponding interrupt prior to masking. A write has no effect.

SSI Raw Interrupt Status (SSIRIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x018 Type RO, reset 0x0000.0008

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1			г г		1	rese	rved			1			1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1		г г	res	erved	1	1	1 1		1	TXRIS	RXRIS	RTRIS	RORRIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:4		reserved	reserved RO 0x00 Software should not rely on the compatibility with future product preserved across a read-modif									alue of	a reserv	•	
3	5		TXRIS		RO		1			FIFO Ra				ess, whe	n set.	
2	2		RXRIS		RO		0			FIFO Rav		•		ore, whe	en set.	
1			RTRIS		RO		0			Fime-Out		•		d, when	set.	
0)		RORRIS		RO		0			Overrun I the rece		•		l, when s	set.	

Register 8: SSI Masked Interrupt Status (SSIMIS), offset 0x01C

The **SSIMIS** register is the masked interrupt status register. On a read, this register gives the current masked status value of the corresponding interrupt. A write has no effect.

SSI Masked Interrupt Status (SSIMIS)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x01C Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		· ·		1	rese	rved							
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 I		г <u>г</u>	rese	erved			· · ·			TXMIS	RXMIS	RTMIS	RORMIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	F	Reset	Descri	iption							
31	:4		reserved	erved RO 0 Software should not rely or compatibility with future pro preserved across a read-m								cts, the v	alue of	a reserv	•	
3			TXMIS		RO		0			FIFO Ma the trans				ess, whe	n set.	
2			RXMIS		RO		0			FIFO Mas		•		ore, whe	en set.	
1			RTMIS		RO		0			ime-Out			•		set.	
0			RORMIS		RO		0			Overrun I				l, when s	set.	

Register 9: SSI Interrupt Clear (SSIICR), offset 0x020

The **SSIICR** register is the interrupt clear register. On a write of 1, the corresponding interrupt is cleared. A write of 0 has no effect.

SSI Interrupt Clear (SSIICR)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0x020 Type W1C, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
							1	rese	rved			1		1	1	,
І Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
					, , , , , , , , , , , , , , , , , , ,		rese	erved				1			RTIC	RORIC
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	W1C 0	W1C 0
Resel	0	0	0	0	0	0	0	0	0	0	0	U	U	0	0	0
Bit/Fi	ield		Name		Туре		Reset	Descr	iption							
2.01		reserved RO 0x00 Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should b														
31:	2		reserved	compatibility with future products, the value of a reserved bit should preserved across a read-modify-write operation.												
1			RTIC		W1C		0	SSI R	eceive 7	Time-Out	Interru	ot Clear				
								The R	TIC val	ues are o	defined	as follow	/S:			
								Value	Descri	ption						
								0	No effe	ect on inf	terrupt.					
								1	Clears	interrup	t.					
0			RORIC		W1C		0	SSI R	eceive (Overrun I	Interrup	Clear				
								The R	ORIC Va	lues are	defined	l as follo	ws:			
								Value	Descri	ption						
								0	No effe	ect on inf	terrupt.					

1 Clears interrupt.

Register 10: SSI Peripheral Identification 4 (SSIPeriphID4), offset 0xFD0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 4 (SSIPeriphID4)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD0 Type RO, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
ſ			1 1				1	rese	rved					1	1	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ſ			і і	rese	rved		1			1	1	PI	D4	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/Fi	eld		Name		Туре	I	Reset	Descr	iption							
31:	8	I	reserved		RO		0x00	compa		ith futur	e produc	cts, the v	alue of	erved bit a reserv		
7:0)		PID4		RO		0x00	SSI P	eriphera	I ID Reg	ister[7:0]		nce of thi	is nerinh	oral

September 02, 2007

Register 11: SSI Peripheral Identification 5 (SSIPeriphID5), offset 0xFD4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 5 (SSIPeriphID5)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		· · ·		T	rese	rved I	1 1		1 1			T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	, ,	rese	rved		1	1		1 1		Pli	D5		r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	e value o cts, the v ify-write o	alue of	a reser\		
7:	0		PID5		RO		0x00	SSI P	eriphera	I ID Reg	ister[15	:8]				
								Can b	e used l	by softwa	are to id	lentify the	e preser	ice of th	is periph	eral.

Register 12: SSI Peripheral Identification 6 (SSIPeriphID6), offset 0xFD8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 6 (SSIPeriphID6)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFD8 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved												1	1				
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	reserved									PID6								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
Bit/Field		Name			Type R		Reset	Descr	iption									
31:8		reserved		RO 0x00		compa	Software should not rely on the value of a reserved bit. To provid compatibility with future products, the value of a reserved bit shou preserved across a read-modify-write operation.											
7:0		PID6			RO		0x00			Peripheral ID Register[23:16] be used by software to identify the presence of this peripheral.								

September 02, 2007

Register 13: SSI Peripheral Identification 7 (SSIPeriphID7), offset 0xFDC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 7 (SSIPeriphID7)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFDC Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1 1		r 1		1		Î	1	1								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
		reserved									PID7								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0			
Bit/Field		Name			Type Reset			Descr	Description										
31:8		reserved		RO	O 0x00		compa	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit shoul preserved across a read-modify-write operation.											
7:0		PID7		RO		0x00			I Peripheral ID Register[31:24] n be used by software to identify the presence of this peripheral.										

Register 14: SSI Peripheral Identification 0 (SSIPeriphID0), offset 0xFE0

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 0 (SSIPeriphID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE0 Type RO, reset 0x0000.0022

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16		
	reserved																	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
		reserved								PIDO								
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 0	RO 0	RO 1	RO 0		
Bit/Field		Name			Туре	Reset		Descr	Description									
31:8		reserved			RO		comp		Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.									
7:	0	PID0			RO 0x22		0x22	SSI P	SSI Peripheral ID Register[7:0]									
								Can be used by software to identify the presence of this peripheral.										

September 02, 2007

Register 15: SSI Peripheral Identification 1 (SSIPeriphID1), offset 0xFE4

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 1 (SSIPeriphID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE4 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		r	1 1				1	rese	rved	1		, ,		T	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		J	1	rese	rved		•	1				PI	D1	I	I	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility	uld not re with futur ross a rea	e produ	icts, the v	alue of	a reserv		
7:	0		PID1		RO		0x00		•	al ID Reg by softwa	•	•	e preser	nce of th	nis periph	neral.

Register 16: SSI Peripheral Identification 2 (SSIPeriphID2), offset 0xFE8

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 2 (SSIPeriphID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFE8 Type RO, reset 0x0000.0018

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, n		1	rese	rved	1				T	1	,
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•		rese	rved		•	•				PI	D2	I	I	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility	uld not re with futur ross a rea	e produ	cts, the v	alue of	a reserv	•	
7:	0		PID2		RO		0x18	SSI P	eriphera	al ID Reg	ister [23	3:16]				
								Can b	e used	by softwa	are to id	entify the	e presei	nce of th	nis peripl	neral.

Register 17: SSI Peripheral Identification 3 (SSIPeriphID3), offset 0xFEC

The SSIPeriphIDn registers are hard-coded and the fields within the register determine the reset value.

SSI Peripheral Identification 3 (SSIPeriphID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFEC Type RO, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		· · ·		T	rese	rved						T	·
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	, ,	rese	rved		1	1				PI	D3		r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	ne value o licts, the v ify-write o	alue of	a reserv	•	
7:	0		PID3		RO		0x01	SSI P	eriphera	I ID Reg	ister [3 ⁻	1:24]				
								Can b	e used l	by softwa	are to ic	lentify the	e presen	ice of th	is periph	eral.

Register 18: SSI PrimeCell Identification 0 (SSIPCellID0), offset 0xFF0

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 0 (SSIPCelIID0)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF0 Type RO, reset 0x0000.000D

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		 		T	rese	rved	1	1	, ,		1	T	,
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	I		1	1	CII	0	1	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	ne value o icts, the v ify-write o	alue of	a reserv		
7:	0		CID0		RO		0x0D	SSI P	rimeCel	ID Regi	ister [7:0	D]				
								Provid	les softv	vare a st	tandard	cross-pe	ripheral	identific	cation sy	stem.

September 02, 2007

Register 19: SSI PrimeCell Identification 1 (SSIPCellID1), offset 0xFF4

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 1 (SSIPCelIID1)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF4 Type RO, reset 0x0000.00F0

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		r r		Ì	rese	rved	i i		1		1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	•		1		CI	D1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved	1	RO		0x00	compa	atibility v	vith futur	e produ	ne value o licts, the v ify-write o	alue of	a reserv	•	
7:	0		CID1		RO		0xF0	SSI P	rimeCel	ID Regi	ster [15	5:8]				
								Provid	des softv	vare a st	andard	cross-pe	ripheral	identifi	cation sy	stem.

Register 20: SSI PrimeCell Identification 2 (SSIPCellID2), offset 0xFF8

The SSIPCeIIIDn registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 2 (SSIPCelIID2)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFF8 Type RO, reset 0x0000.0005

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1		· · ·		1	rese	rved	1	1	, ,		r	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	rese	rved		1	1		1	Î	CI	52	ľ	T	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	1
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility v	vith futur	e produ	ne value on the value of the va	alue of	a reserv		
7:	0		CID2		RO		0x05	SSI P	rimeCel	I ID Regi	ister [23	:16]				
								Provid	les softv	vare a st	tandard	cross-pe	ripheral	identific	cation sy	stem.

September 02, 2007

Register 21: SSI PrimeCell Identification 3 (SSIPCellID3), offset 0xFFC

The **SSIPCeIIIDn** registers are hard-coded and the fields within the register determine the reset value.

SSI PrimeCell Identification 3 (SSIPCelIID3)

SSI0 base: 0x4000.8000 SSI1 base: 0x4000.9000 Offset 0xFFC Type RO, reset 0x0000.00B1

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	т т				1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		T	г т	rese	rved		1	1			 1	CII	D3	1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 1	RO 0	RO 1	RO 1	RO 0	RO 0	RO 0	RO 1
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	are shou atibility w rved acre	vith futur	e produc	cts, the v	alue of	a reserv	•	
7:	0		CID3		RO		0xB1	SSI P	rimeCell	ID Regi	ster [31:	24]				
								Provid	les softw	vare a st	andard o	cross-pe	ripheral	identific	ation sys	stem.

<u>查询"LM3S1138"供应商</u> 15 Inter-Integrated Circuit (I²C) Interface


The Inter-Integrated Circuit (I^2C) bus provides bi-directional data transfer through a two-wire design (a serial data line SDA and a serial clock line SCL), and interfaces to external I^2C devices such as serial memory (RAMs and ROMs), networking devices, LCDs, tone generators, and so on. The I^2C bus may also be used for system testing and diagnostic purposes in product development and manufacture. The LM3S1138 microcontroller includes two I^2C modules, providing the ability to interact (both send and receive) with other I^2C devices on the bus.

Devices on the I²C bus can be designated as either a master or a slave. Each Stellaris[®] I²C module supports both sending and receiving data as either a master or a slave, and also supports the simultaneous operation as both a master and a slave. There are a total of four I²C modes: Master Transmit, Master Receive, Slave Transmit, and Slave Receive. The Stellaris[®] I²C modules can operate at two speeds: Standard (100 Kbps) and Fast (400 Kbps).

Both the I^2C master and slave can generate interrupts; the I^2C master generates interrupts when a transmit or receive operation completes (or aborts due to an error) and the I^2C slave generates interrupts when data has been sent or requested by a master.

15.1 Block Diagram


Figure 15-1. I²C Block Diagram




15.2 Functional Description

Each I²C module is comprised of both master and slave functions which are implemented as separate peripherals. For proper operation, the SDA and SCL pins must be connected to bi-directional open-drain pads. A typical I²C bus configuration is shown in Figure 15-2 on page 369.

See " I^2 C" on page 436 for I^2 C timing diagrams.





15.2.1 I²C Bus Functional Overview

The I²C bus uses only two signals: SDA and SCL, named I2CSDA and I2CSCL on Stellaris[®] microcontrollers. SDA is the bi-directional serial data line and SCL is the bi-directional serial clock line. The bus is considered idle when both lines are high.

Every transaction on the I²C bus is nine bits long, consisting of eight data bits and a single acknowledge bit. The number of bytes per transfer (defined as the time between a valid START and STOP condition, described in "START and STOP Conditions" on page 369) is unrestricted, but each byte has to be followed by an acknowledge bit, and data must be transferred MSB first. When a receiver cannot receive another complete byte, it can hold the clock line SCL Low and force the transmitter into a wait state. The data transfer continues when the receiver releases the clock SCL.

15.2.1.1 START and STOP Conditions

The protocol of the I^2C bus defines two states to begin and end a transaction: START and STOP. A high-to-low transition on the SDA line while the SCL is high is defined as a START condition, and a low-to-high transition on the SDA line while SCL is high is defined as a STOP condition. The bus is considered busy after a START condition and free after a STOP condition. See Figure 15-3 on page 369.




Figure 15-3. START and STOP Conditions

15.2.1.2 Data Format with 7-Bit Address


Data transfers follow the format shown in Figure 15-4 on page 370. After the START condition, a slave address is sent. This address is 7-bits long followed by an eighth bit, which is a data direction bit (\mathbb{R}/S bit in the **I2CMSA** register). A zero indicates a transmit operation (send), and a one indicates a request for data (receive). A data transfer is always terminated by a STOP condition generated by the master, however, a master can initiate communications with another device on the bus by generating a repeated START condition and addressing another slave without first generating a STOP condition. Various combinations of receive/send formats are then possible within a single transfer.

Figure 15-4. Complete Data Transfer with a 7-Bit Address



The first seven bits of the first byte make up the slave address (see Figure 15-5 on page 370). The eighth bit determines the direction of the message. A zero in the R/S position of the first byte means that the master will write (send) data to the selected slave, and a one in this position means that the master will receive data from the slave.


Figure 15-5. R/S Bit in First Byte



15.2.1.3 Data Validity

The data on the SDA line must be stable during the high period of the clock, and the data line can only change when SCL is low (see Figure 15-6 on page 370).

Figure 15-6. Data Validity During Bit Transfer on the I²C Bus



15.2.1.4 Acknowledge

All bus transactions have a required acknowledge clock cycle that is generated by the master. During the acknowledge cycle, the transmitter (which can be the master or slave) releases the SDA line. To acknowledge the transaction, the receiver must pull down SDA during the acknowledge clock cycle. The data sent out by the receiver during the acknowledge cycle must comply with the data validity requirements described in "Data Validity" on page 370.

When a slave receiver does not acknowledge the slave address, SDA must be left high by the slave so that the master can generate a STOP condition and abort the current transfer. If the master device is acting as a receiver during a transfer, it is responsible for acknowledging each transfer made by the slave. Since the master controls the number of bytes in the transfer, it signals the end of data to the slave transmitter by not generating an acknowledge on the last data byte. The slave transmitter must then release SDA to allow the master to generate the STOP or a repeated START condition.

查询"LM3S1138"供应商 15.2.1.5 Arbitration

A master may start a transfer only if the bus is idle. It's possible for two or more masters to generate a START condition within minimum hold time of the START condition. In these situations, an arbitration scheme takes place on the SDA line, while SCL is high. During arbitration, the first of the competing master devices to place a '1' (high) on SDA while another master transmits a '0' (low) will switch off its data output stage and retire until the bus is idle again.

Arbitration can take place over several bits. Its first stage is a comparison of address bits, and if both masters are trying to address the same device, arbitration continues on to the comparison of data bits.

15.2.2 Available Speed Modes

The I²C clock rate is determined by the parameters: CLK_PRD, TIMER_PRD, SCL_LP, and SCL_HP.

where:

CLK_PRD is the system clock period

SCL_LP is the low phase of SCL (fixed at 6)

SCL_HP is the high phase of SCL (fixed at 4)

TIMER_PRD is the programmed value in the I²C Master Timer Period (I2CMTPR) register (see page 388).

The I^2C clock period is calculated as follows:

SCL_PERIOD = 2*(1 + TIMER_PRD)*(SCL_LP + SCL_HP)*CLK_PRD

For example:

```
CLK_PRD = 50 ns
TIMER_PRD = 2
SCL_LP=6
SCL_HP=4
```

yields a SCL frequency of:

1/T = 333 Khz

Table 15-1 on page 371 gives examples of timer period, system clock, and speed mode (Standard or Fast).

System Clock	Timer Period	Standard Mode	Timer Period	Fast Mode
4 Mhz	0x01	100 Kbps	-	-
6 Mhz	0x02	100 Kbps	-	-
12.5 Mhz	0x06	89 Kbps	0x01	312 Kbps
16.7 Mhz	0x08	93 Kbps	0x02	278 Kbps
20 Mhz	0x09	100 Kbps	0x02	333 Kbps
33Mhz	0x10	97.1 Kbps	0x04	330 Kbps
40Mhz	0x13	100 Kbps	0x04	400 Kbps
50Mhz	0x18	100 Kbps	0x06	357 Kbps

Table 15-1. Examples of I²C Master Timer Period versus Speed Mode

15.2.3 Interrupts

The I²C can generate interrupts when the following conditions are observed:

- Master transaction completed
- Master transaction error
- Slave transaction received
- Slave transaction requested

There is a separate interrupt signal for the I^2C master and I^2C modules. While both modules can generate interrupts for multiple conditions, only a single interrupt signal is sent to the interrupt controller.

15.2.3.1 I²C Master Interrupts

The I^2C master module generates an interrupt when a transaction completes (either transmit or receive), or when an error occurs during a transaction. To enable the I^2C master interrupt, software must write a '1' to the I^2C **Master Interrupt Mask (I2CMIMR)** register. When an interrupt condition is met, software must check the ERROR bit in the I^2C **Master Control/Status (I2CMCS)** register to verify that an error didn't occur during the last transaction. An error condition is asserted if the last transaction wasn't acknowledge by the slave or if the master was forced to give up ownership of the bus due to a lost arbitration round with another master. If an error is not detected, the application can proceed with the transfer. The interrupt is cleared by writing a '1' to the I^2C **Master Interrupt Clear (I2CMICR)** register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the **I²C Master Raw Interrupt Status (I2CMRIS)** register.

15.2.3.2 I²C Slave Interrupts

The slave module generates interrupts as it receives requests from an I^2C master. To enable the I^2C slave interrupt, write a '1' to the I^2C Slave Interrupt Mask (I2CSIMR) register. Software determines whether the module should write (transmit) or read (receive) data from the I^2C Slave Data (I2CSDR) register, by checking the RREQ and TREQ bits of the I^2C Slave Control/Status (I2CSCSR) register. If the slave module is in receive mode and the first byte of a transfer is received, the FBR bit is set along with the RREQ bit. The interrupt is cleared by writing a '1' to the I^2C Slave Interrupt Clear (I2CSICR) register.

If the application doesn't require the use of interrupts, the raw interrupt status is always visible via the I²C Slave Raw Interrupt Status (I2CSRIS) register.

15.2.4 Loopback Operation

The I^2C modules can be placed into an internal loopback mode for diagnostic or debug work. This is accomplished by setting the LPBK bit in the I^2C Master Configuration (I2CMCR) register. In loopback mode, the SDA and SCL signals from the master and slave modules are tied together.


15.2.5 Command Sequence Flow Charts

This section details the steps required to perform the various I²C transfer types in both master and slave mode.


查询"LM3S1138"供应商 15.2.5.1 I²C Master Command Sequences

The figures that follow show the command sequences available for the $\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}$ master.


Figure 15-7. Master Single SEND









<u>查询"LM3S1138"供应商</u> Figure 15-9. Master Burst SEND




<u>查询"LM3S1138"供应商</u> Figure 15-10. Master Burst RECEIVE



<u>查询"LM3S1138"供应商</u> Figure 15-11. Master Burst RECEIVE after Burst SEND




<u>查询"LM3S1138"供应商</u> Figure 15-12. Master Burst SEND after Burst RECEIVE



15.2.5.2 I²C Slave Command Sequences

Figure 15-13 on page 379 presents the command sequence available for the I^2C slave.

<u>查询"LM3S1138"供应商</u> Figure 15-13. Slave Command Sequence



15.3 Initialization and Configuration

The following example shows how to configure the I^2C module to send a single byte as a master. This assumes the system clock is 20 MHz.

- 1. Enable the I²C clock by writing a value of 0x0000.1000 to the **RCGC1** register in the System Control module.
- 2. Enable the clock to the appropriate GPIO module via the **RCGC2** register in the System Control module.
- 3. In the GPIO module, enable the appropriate pins for their alternate function using the **GPIOAFSEL** register. Also, be sure to enable the same pins for Open Drain operation.
- 4. Initialize the I²C Master by writing the I2CMCR register with a value of 0x0000.0020.
- 5. Set the desired SCL clock speed of 100 Kbps by writing the I2CMTPR register with the correct value. The value written to the I2CMTPR register represents the number of system clock periods in one SCL clock period. The TPR value is determined by the following equation:

```
TPR = (System Clock / (2 * (SCL_LP + SCL_HP) * SCL_CLK)) - 1;
TPR = (20MHz / (2 * (6 + 4) * 100000)) - 1;
TPR = 9
```

Write the **I2CMTPR** register with the value of 0x0000.0009.

- 6. Specify the slave address of the master and that the next operation will be a Send by writing the **I2CMSA** register with a value of 0x0000.0076. This sets the slave address to 0x3B.
- 7. Place data (byte) to be sent in the data register by writing the **I2CMDR** register with the desired data.
- 8. Initiate a single byte send of the data from Master to Slave by writing the **I2CMCS** register with a value of 0x0000.0007 (STOP, START, RUN).
- 9. Wait until the transmission completes by polling the I2CMCS register's BUSBSY bit until it has been cleared.

15.4 I²C Register Map

Table 15-2 on page 380 lists the I^2C registers. All addresses given are relative to the I^2C base addresses for the master and slave:

- I²C Master 0: 0x4002.0000
- I²C Slave 0: 0x4002.0800
- I²C Master 1: 0x4002.1000
- I²C Slave 1: 0x4002.1800

Table 15-2. Inter-Integrated Circuit (I²C) Interface Register Map

Offset	Name	Туре	Reset	Description	See page
I ² C Maste	r				
0x000	I2CMSA	R/W	0x0000.0000	I2C Master Slave Address	382
0x004	I2CMCS	R/W	0x0000.0000	I2C Master Control/Status	383
0x008	I2CMDR	R/W	0x0000.0000	I2C Master Data	387
0x00C	I2CMTPR	R/W	0x0000.0001	I2C Master Timer Period	388
0x010	I2CMIMR	R/W	0x0000.0000	I2C Master Interrupt Mask	389
0x014	I2CMRIS	RO	0x0000.0000	I2C Master Raw Interrupt Status	390
0x018	I2CMMIS	RO	0x0000.0000	I2C Master Masked Interrupt Status	391
0x01C	I2CMICR	WO	0x0000.0000	I2C Master Interrupt Clear	392
0x020	I2CMCR	R/W	0x0000.0000	I2C Master Configuration	393
I ² C Slave	1			1	
0x000	I2CSOAR	R/W	0x0000.0000	I2C Slave Own Address	395

Offset	Name	Туре	Reset	Description	See page
0x004	I2CSCSR	RO	0x0000.0000	I2C Slave Control/Status	396
0x008	I2CSDR	R/W	0x0000.0000	I2C Slave Data	398
0x00C	I2CSIMR	R/W	0x0000.0000	I2C Slave Interrupt Mask	399
0x010	I2CSRIS	RO	0x0000.0000	I2C Slave Raw Interrupt Status	400
0x014	I2CSMIS	RO	0x0000.0000	I2C Slave Masked Interrupt Status	401
0x018	I2CSICR	WO	0x0000.0000	I2C Slave Interrupt Clear	402

15.5 Register Descriptions (I²C Master)

The remainder of this section lists and describes the I²C master registers, in numerical order by address offset. See also "Register Descriptions (I2C Slave)" on page 394.

<u>查询"LM3S1138"供应商</u> Register 1: I²C Master Slave Address (I2CMSA), offset 0x000

This register consists of eight bits: seven address bits (A6-A0), and a Receive/Send bit, which determines if the next operation is a Receive (High), or Send (Low).

~4

40

40

47

40

I2C Master Slave Address (I2CMSA)

~~

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x000

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		г г		T	rese	rved	1	ſ	1	1	T	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	erved		1	1		1		SA	1	I	1	R/S
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	اما م		Nama		Turne		Deest	Deeer								
Bit/Fi	leid		Name		Туре		Reset	Descr	iption							
31:	8		reserved		RO		0x00	compa	atibility v	uld not re with futur ross a re	e produ	icts, the v	alue of	a reserv	•	
7:'	1		SA		R/W		0	I ² C SI	ave Ado	dress						
								This fi	eld spe	cifies bits	s A6 thr	ouah A0	of the s	lave add	ress.	
									0.0 000			oug	0			
0			R/S		R/W		0	Recei	ve/Send	d						
								The R (Low).		pecifies i	f the ne	ext operat	tion is a	Receive	(High)	or Send
								0: Ser	nd							

. .

1: Receive

Register 2: I²C Master Control/Status (I2CMCS), offset 0x004

This register accesses four control bits when written, and accesses seven status bits when read.

The status register consists of seven bits, which when read determine the state of the I²C bus controller.

The control register consists of four bits: the RUN, START, STOP, and ACK bits. The START bit causes the generation of the START, or REPEATED START condition.

The STOP bit determines if the cycle stops at the end of the data cycle, or continues on to a burst. To generate a single send cycle, the I^2C Master Slave Address (I2CMSA) register is written with the desired address, the R/S bit is set to 0, and the Control register is written with ACK=X (0 or 1), STOP=1, START=1, and RUN=1 to perform the operation and stop. When the operation is completed (or aborted due an error), the interrupt pin becomes active and the data may be read from the I2CMDR register. When the I^2C module operates in Master receiver mode, the ACK bit must be set normally to logic 1. This causes the I^2C bus controller to send an acknowledge automatically after each byte. This bit must be reset when the I^2C bus controller requires no further data to be sent from the slave transmitter.

Read-Only Status Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x004 Type RO, reset 0x0000.0000

JI /																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	· ·		г г		1	rese	rved	г г		1	1	1		
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			1 1		reserved			1		BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
					_			_								
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:7		reserved		RO		0x00	compa	atibility v	uld not re with future oss a rea	e produ	cts, the	value of	a reserv	•	
6	ì		BUSBSY		RO		0	Bus B	usv							
Ū			200201				C C					1 ² 01				
								otherv	•	fies the st bus is ic ons.						
5	i		IDLE		RO		0	I ² C Id	le							
									•	fies the I ² controlle			te. If set	, the con	troller is	idle;
4			ARBLST		RO		0	Arbitra	ation Lo	st						
									•	fies the re herwise, f				-	controll	er lost

Bit/Field	Name	Туре	Reset	Description
3	DATACK	RO	0	Acknowledge Data
				This bit specifies the result of the last data operation. If set, the transmitted data was not acknowledged; otherwise, the data was acknowledged.
2	ADRACK	RO	0	Acknowledge Address
				This bit specifies the result of the last address operation. If set, the transmitted address was not acknowledged; otherwise, the address was acknowledged.
1	ERROR	RO	0	Error
				This bit specifies the result of the last bus operation. If set, an error occurred on the last operation; otherwise, no error was detected. The error can be from the slave address not being acknowledged, the transmit data not being acknowledged, or because the controller lost arbitration.
0	BUSY	RO	0	I ² C Busy
				This bit specifies the state of the controller. If set, the controller is busy; otherwise, the controller is idle. When the BUSY bit is set, the other status bits are not valid.

Write-Only Control Register

I2C Master Control/Status (I2CMCS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x004 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		,	1		 		1	rese	rved	1		1		1	1	
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1	I I I I I I I I I I I I I I I I I I I	res	erved	1		1	ĺ	1	ACK	STOP	START	RUN
Type Reset	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0	WO 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:4		reserved	1	WO		0x00	compa	atibility v	uld not re with futur ross a rea	e produ	cts, the v	alue of	a reserv	•	
3			ACK		WO		0	Data A	Acknow	ledge En	able					
									-	uses rece : See fiel				0		natically
2			STOP		WO		0	Gener	ate ST	OP						
			STOP WO 0 Generate STO When set, cau decoding in Ta								•		e STOP	conditic	n. See fi	eld

查询"LM3S11	38"供应商			
Bit/Field	Name	Туре	Reset	Description
1	START	WO	0	Generate START
				When set, causes the generation of a START or repeated START condition. See field decoding in Table 15-3 on page 385.
0	RUN	WO	0	I ² C Master Enable
				When set, allows the master to send or receive data. See field decoding in Table 15-3 on page 385.

Table 15-3. Write Field Decoding for I2CMCS[3:0] Field (Sheet 1 of 3)

	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	1
Idle	0	X ^a	0	1	1	START condition followed by SEND (master goes to the Master Transmit state).
	0	Х	1	1	1	START condition followed by a SEND and STOP condition (master remains in Idle state).
	1	0	0	1	1	START condition followed by RECEIVE operation with negative ACK (master goes to the Master Receive state).
	1	0	1	1	1	START condition followed by RECEIVE and STOP condition (master remains in Idle state).
	1	1	0	1	1	START condition followed by RECEIVE (master goes to the Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-o	perations.	NOP.
Master Transmit	Х	Х	0	0	1	SEND operation (master remains in Master Transmit state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state).
	Х	Х	1	0	1	SEND followed by STOP condition (master goes to Idle state).
	0	Х	0	1	1	Repeated START condition followed by a SEND (master remains in Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	1	0	0	1	1	Repeated START condition followed by a RECEIVE operation with a negative ACK (master goes to Master Receive state).
	1	0	1	1	1	Repeated START condition followed by a SEND and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master goes to Master Receive state).
	1	1	1	1	1	Illegal.
	All other co	mbination	s not listed	are non-o	perations.	NOP.

	I2CMSA[0]		I2CMC	S[3:0]		Description
State	R/S	ACK	STOP	START	RUN	
Master Receive	Х	0	0	0	1	RECEIVE operation with negative ACK (master remains in Master Receive state).
	Х	Х	1	0	0	STOP condition (master goes to Idle state). ^b
	Х	0	1	0	1	RECEIVE followed by STOP condition (master goes to Idle state).
	Х	1	0	0	1	RECEIVE operation (master remains in Master Receive state).
	Х	1	1	0	1	Illegal.
	1	0	0	1	1	Repeated START condition followed by RECEIVE operation with a negative ACK (master remains in Master Receive state).
	1	0	1	1	1	Repeated START condition followed by RECEIVE and STOP condition (master goes to Idle state).
	1	1	0	1	1	Repeated START condition followed by RECEIVE (master remains in Master Receive state).
	0	Х	0	1	1	Repeated START condition followed by SEND (master goes to Master Transmit state).
	0	Х	1	1	1	Repeated START condition followed by SEND and STOP condition (master goes to Idle state).
	All other co	mbination	s not listed	are non-op	erations.	NOP.

a. An X in a table cell indicates the bit can be 0 or 1.

b. In Master Receive mode, a STOP condition should be generated only after a Data Negative Acknowledge executed by the master or an Address Negative Acknowledge executed by the slave.

<u>查询"LM3S1138"供应商</u> Register 3: I²C Master Data (I2CMDR), offset 0x008

This register contains the data to be transmitted when in the Master Transmit state, and the data received when in the Master Receive state.

I2C Master Data (I2CMDR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x008 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•			· ·		·	rese	rved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		ı	1 1		rved	-	1	1		r		DA		1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield				Туре	I	Reset	Descr	iption							
31	:8	Name reserved			RO		0x00	compa	are shou atibility w rved acre	vith futur	e produ	cts, the v	alue of	a reserv	•	
7:	0		DATA		R/W		0x00	Data ⁻	Transferi	red						
								Data t	ransferr	ed durin	g transa	ction.				

<u>查询"LM3S1138"供应商</u> Register 4: I²C Master Timer Period (I2CMTPR), offset 0x00C

This register specifies the period of the SCL clock.

I2C Master Timer Period (I2CMTPR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x00C Type R/W, reset 0x0000.0001

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		T	1 1		г г 1		1	rese	rved	1 1				r	r	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1		rese	erved		1	1		1		TF	PR L	I	I	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
Bit/Fi 31:			Name reserved		Type RO		Reset 0x00		are shou	uld not re					•	
								•		vith futur oss a rea	•	-			ed bit sh	iould be
7:0)		TPR		R/W		0x1	SCL C	Clock Pe	riod						
								This fi	eld spe	cifies the	period	of the SC	CL clock			
								SCL_P	PRD =	2*(1 +	TPR)*	(SCL_L	P + SC	L_HP)*	CLK_PR	D
								where	:							
								SCL_H	PRD i s th	ne SCL li	ne perio	d (l ² C cl	ock).			
								tpr is	the Tin	ner Perio	d registe	er value	(range o	of 1 to 25	55).	
								SCL_I	LP is the	SCL Lo	w perioo	d (fixed a	at 6).			

SCL_HP is the SCL High period (fixed at 4).

<u>查询"LM3S1138"供应商</u> Register 5: I²C Master Interrupt Mask (I2CMIMR), offset 0x010

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Master Interrupt Mask (I2CMIMR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x010

Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	rese	rved					1		
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		r	1 1		r r	-	1	reserved						1	r	ІМ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:1		reserved		RO		0x00	compa	atibility w	/ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
0	1				Interru	upt Mask	τ.									
								This h	it contro	ls wheth	ner a raw	/ interrur	nt is pror	moted to	a contro	oller

This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

<u>查询"LM3S1138"供应商</u> Register 6: I²C Master Raw Interrupt Status (I2CMRIS), offset 0x014

This register specifies whether an interrupt is pending.

I2C Master Raw Interrupt Status (I2CMRIS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x014

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•						rese	erved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
								reserved	1					1	1	RIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	ription							
31	:1		reserved		RO		0x00	compa	atibility v	/ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
0			RIS		RO		0		nterrupt		aw inter	runt state	e (prior f	o maski	na) of th	e l ² C

This bit specifies the raw interrupt state (prior to masking) of the I²C master block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

<u>查询"LM3S1138"供应商</u> Register 7: I²C Master Masked Interrupt Status (I2CMMIS), offset 0x018

This register specifies whether an interrupt was signaled.

I2C Master Masked Interrupt Status (I2CMMIS)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x018

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		•			· ·			rese	erved	l		•		1	•	•
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[10	1	1	12		10	1	reserved	, í			1	· · ·	-	· ·	MIS
					1			10001100	1				1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:1						0x00	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv	•	
0			MIS		RO		0		ed Interr	•		int state	(after m	askina) (of the l^2	` master

This bit specifies the raw interrupt state (after masking) of the I²C master block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

<u>查询"LM3S1138"供应商</u> Register 8: I²C Master Interrupt Clear (I2CMICR), offset 0x01C

This register clears the raw interrupt.

I2C Master Interrupt Clear (I2CMICR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x01C Type WO, reset 0x0000.0000

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 reserved IC WO RO Туре RO RO RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 **Bit/Field** Name Туре Reset Description 0x00 31:1 reserved RO Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. 0 IC WO 0 Interrupt Clear This bit controls the clearing of the raw interrupt. A write of 1 clears the

interrupt; otherwise, a write of 0 has no affect on the interrupt state. A

read of this register returns no meaningful data.

September 02, 2007

<u>查询"LM3S1138"供应商</u> Register 9: I²C Master Configuration (I2CMCR), offset 0x020

This register configures the mode (Master or Slave) and sets the interface for test mode loopback.

I2C Master Configuration (I2CMCR)

I2C Master 0 base: 0x4002.0000 I2C Master 1 base: 0x4002.1000 Offset 0x020 Type R/W, reset 0x0000.0000

_	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16			
		1	1 1		· ·		1	rese	rved							1			
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
1		1	1 1		i i reser	wod	1	1			SFE	MFE		reserved		LPBK			
l																			
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	RO 0	RO 0	RO 0	R/W 0			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	U	0	0	0			
Bit/Fi	ield		Name		Туре		Reset	Descr	iption										
31:	6		reserved		RO		0x00							erved bit.	•				
								compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.											
5			SFE		R/W		0	I ² C Slave Function Enable											
0			OL		1.7.4.4		U	100			abic								
									•					perate in S					
								set, S	lave mo	de is ena	abled; ot	herwise	, Slave	mode is d	isablec	Ι.			
4							0	1 ² 0 M		nction E									
4			MFE		R/W		0	I C Ma	aster Fu	nction E	nable								
								This b	it specif	ies whet	her the i	nterface	may o	perate in N	/laster	mode. If			
								set, M	aster m	ode is er	nabled; o	otherwise	e, Mast	ter mode is	s disab	led and			
								the int	erface c	lock is d	isabled.								
													_		_				
3:1	1		reserved		RO		0x00							erved bit.	•				
														f a reserve	a dit sr	ioula be			
								preserved across a read-modify-write operation.											
0			LPBK		R/W		0	I ² C Loopback											
•							-												
									•				•	rating norr					
								•				•		est mode	loopba	CK			
								config	uration;	otherwis	se, the d	evice op	erates	normally.					

15.6 Register Descriptions (I2C Slave)

The remainder of this section lists and describes the I^2C slave registers, in numerical order by address offset. See also "Register Descriptions (I^2C Master)" on page 381.

<u>查询"LM3S1138"供应商</u> Register 10: I²C Slave Own Address (I2CSOAR), offset 0x000

This register consists of seven address bits that identify the Stellaris[®] I^2C device on the I^2C bus.

I2C Slave Own Address (I2CSOAR) I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x000 Type R/W, reset 0x0000.0000 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 reserved Туре RO Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15 14 13 12 11 10 9 7 6 2 0 8 5 4 3 1 OAR reserved Туре RO RO RO RO RO RO RO RO RO R/W R/W R/W R/W R/W R/W R/W Reset 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Bit/Field Reset Description Name Туре RO 0x00 Software should not rely on the value of a reserved bit. To provide 31:7 reserved compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation. OAR R/W 0x00 I²C Slave Own Address 6:0 This field specifies bits A6 through A0 of the slave address.

Register 11: I²C Slave Control/Status (I2CSCSR), offset 0x004

This register accesses one control bit when written, and three status bits when read.

The read-only Status register consists of three bits: the FBR, RREQ, and TREQ bits. The First Byte Received (FBR) bit is set only after the Stellaris[®] device detects its own slave address and receives the first data byte from the l^2C master. The Receive Request (RREQ) bit indicates that the Stellaris[®] l^2C device has received a data byte from an l^2C master. Read one data byte from the l^2C Slave Data (I2CSDR) register to clear the RREQ bit. The Transmit Request (TREQ) bit indicates that the Stellaris[®] l^2C device is addressed as a Slave Transmitter. Write one data byte into the l^2C Slave Data (I2CSDR) register to clear the TREQ bit.

The write-only Control register consists of one bit: the DA bit. The DA bit enables and disables the Stellaris[®] I^2C slave operation.

Read-Only Status Register

I2C Slave Control/Status (I2CSCSR)


I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x004 Type RO, reset 0x0000.0000

, y po 1(0,	100001 0/	0000.000														
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1	1	r I		T T	reser	rved	1 1						
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
							reserved							FBR	TREQ	RREQ
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descri	ption							
31:	3	I	reserved		RO		0x00	compa	atibility v	uld not re vith futur oss a rea	e produ	cts, the v	alue of a	a reserv		
2		FBR RO 0 First Byte Received														
								This bi	t is only	the first b valid whe s been re	en the RI	REQ bit is	set, and	l is autor		
								Note:	This	s bit is no	ot used f	or slave	transmi	t operati	ons.	
1			TREQ		RO		0	Transr	nit Req	uest						
								transm transm been v	nit reque	ies the s ests. If se d uses cl o the I2C est.	et, the I ² ock stre	C unit ha	as been o delay ti	address he mast	ed as a er until d	slave ata has
0			RREQ		RO		0	Receiv	ve Requ	iest						
		RREQ RO 0 Receive Request This bit specifies the status of the I ² C slave with regards to our receive requests. If set, the I ² C unit has outstanding receiver the I ² C master and uses clock stretching to delay the master data has been read from the I2CSDR register. Otherwise, not data is outstanding.											ceive da naster u	ita from ntil the		

查询"LM3S1138"供应商 Write-Only Control Register

I2C Slave Control/Status (I2CSCSR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x004 Type WO, reset 0x0000.0000



0=Disables the I²C slave operation.

<u>查询"LM3S1138"供应商</u> Register 12: I²C Slave Data (I2CSDR), offset 0x008

This register contains the data to be transmitted when in the Slave Transmit state, and the data received when in the Slave Receive state.

I2C Slave Data (I2CSDR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x008 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					 		1	rese	rved	1 1				1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
				rese	rved		•			1 1		DA DA	TA	1	I	·
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31	:8		reserved		RO		0x00	compa	atibility	uld not re with futur ross a rea	e produ	cts, the v	alue of	a reserv	•	
7:	0		DATA		R/W		0x0	Data f	or Tran	sfer						
								This fi opera		tains the o	data for	transfer o	luring a	slave re	eceive or	transmit

<u>查询"LM3S1138"供应商</u> Register 13: I²C Slave Interrupt Mask (I2CSIMR), offset 0x00C

This register controls whether a raw interrupt is promoted to a controller interrupt.

I2C Slave Interrupt Mask (I2CSIMR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x00C Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
			1 1		· ·			rese	rved					1	1	1
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	-	0
	15	1	1	12	· · ·	10	· · ·	reserved	,			· · ·		1	•	ім
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31	:1		reserved		RO		0x00	compa	atibility w	/ith futur	e produ	e value o cts, the v fy-write o	alue of	a reserv	•	
0			IM		R/W		0	Interru	upt Mask	C						
								This h	it contro	nt is nrou	moted to	a contr	oller			

This bit controls whether a raw interrupt is promoted to a controller interrupt. If set, the interrupt is not masked and the interrupt is promoted; otherwise, the interrupt is masked.

<u>查询"LM3S1138"供应商</u> Register 14: I²C Slave Raw Interrupt Status (I2CSRIS), offset 0x010

This register specifies whether an interrupt is pending.

I2C Slave Raw Interrupt Status (I2CSRIS)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x010 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1						rese	erved					•	•	
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1 1				1	reserved						1	1	RIS
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	ription							
31	:1		reserved RO 0x00				0x00	compa	atibility v	ith futur/	e produ	e value o cts, the v fy-write o	alue of	a reserv		
0)		RIS		RO		0	0 Raw Interrupt Status								0
								This b	oit specif	es the r	aw inter	rupt state	e (prior f	o maski	na) of th	e l ² C

This bit specifies the raw interrupt state (prior to masking) of the I²C slave block. If set, an interrupt is pending; otherwise, an interrupt is not pending.

<u>查询"LM3S1138"供应商</u> Register 15: I²C Slave Masked Interrupt Status (I2CSMIS), offset 0x014

This register specifies whether an interrupt was signaled.

I2C Slave Masked Interrupt Status (I2CSMIS)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x014

Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	•	r r		1	rese	rved			•	1	1	T	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	1	1			1	reserved			1	1	1 1	1	1	MIS
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	F	Reset	Descr	iption							
31	:1		reserved	I	RO		0x00	compa	atibility v	vith futur	e produ		alue of	a reserv	t. To prov ved bit sh	
0)		MIS		RO		0	Maske	ed Interr	upt Stat	JS					
								Thio b	it on o if	oo tho r	intor	unt atata	(ofter n	aaakina		

This bit specifies the raw interrupt state (after masking) of the I²C slave block. If set, an interrupt was signaled; otherwise, an interrupt has not been generated since the bit was last cleared.

<u>查询"LM3S1138"供应商</u> Register 16: I²C Slave Interrupt Clear (I2CSICR), offset 0x018

This register clears the raw interrupt.

I2C Slave Interrupt Clear (I2CSICR)

I2C Slave 0 base: 0x4002.0800 I2C Slave 1 base: 0x4002.1800 Offset 0x018 Type WO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		, , ,			rese	rved						1	•
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•	•				1	reserved						J	1	IC
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	WO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре	1	Reset	Descr	iption							
2.01					.)po			2000.	.p							
31	:1		reserved		RO		0x00	compa	are shou atibility w rved acro	ith futur/	e produ	cts, the v	alue of	a reserv	•	
0			IC		WO		0	Clear Interrupt								
								Thio h	it contro	la tha al	ooring of	Etho row	intorrur	t A write		ooro tho

This bit controls the clearing of the raw interrupt. A write of 1 clears the interrupt; otherwise a write of 0 has no affect on the interrupt state. A read of this register returns no meaningful data.

<u>查询"LM3S1138"供应商</u> 16 Analog Comparators

An analog comparator is a peripheral that compares two analog voltages, and provides a logical output that signals the comparison result.

The LM3S1138 controller provides three independent integrated analog comparators that can be configured to drive an output or generate an interrupt or ADC event.

Note: Not all comparators have the option to drive an output pin. See the Comparator Operating Mode tables for more information.

A comparator can compare a test voltage against any one of these voltages:

- An individual external reference voltage
- A shared single external reference voltage
- A shared internal reference voltage

The comparator can provide its output to a device pin, acting as a replacement for an analog comparator on the board, or it can be used to signal the application via interrupts or triggers to the ADC to cause it to start capturing a sample sequence. The interrupt generation and ADC triggering logic is separate. This means, for example, that an interrupt can be generated on a rising edge and the ADC triggered on a falling edge.

16.1 Block Diagram




Figure 16-1. Analog Comparator Module Block Diagram

16.2 Functional Description


Important: It is recommended that the Digital-Input enable (the GPIODEN bit in the GPIO module) for the analog input pin be disabled to prevent excessive current draw from the I/O pads.

The comparator compares the VIN- and VIN+ inputs to produce an output, VOUT.

VIN- < VIN+, VOUT = 1 VIN- > VIN+, VOUT = 0

As shown in Figure 16-2 on page 405, the input source for VIN- is an external input. In addition to an external input, input sources for VIN+ can be the +ve input of comparator 0 or an internal reference.

Figure 16-2. Structure of Comparator Unit



A comparator is configured through two status/control registers (ACCTL and ACSTAT). The internal reference is configured through one control register (ACREFCTL). Interrupt status and control is configured through three registers (ACMIS, ACRIS, and ACINTEN). The operating modes of the comparators are shown in the Comparator Operating Mode tables.

Typically, the comparator output is used internally to generate controller interrupts. It may also be used to drive an external pin or generate an analog-to-digital converter (ADC) trigger.

Important: Certain register bit values must be set before using the analog comparators. The proper pad configuration for the comparator input and output pins are described in the Comparator Operating Mode tables.

ACCNTL0	Com	parator 0			
ASRCP	VIN-	VIN+	Output	Interrupt	ADC Trigger
00	C0-	C0+	C0o	yes	yes
01	C0-	C0+	C0o	yes	yes
10	C0-	Vref	C0o	yes	yes
11	C0-	reserved	C0o	yes	yes

Table 16-1. Comparator 0 Operating Modes

Table 16-2. Comparator 1 Operating Modes

ACCNTL1	Com	parator 1			
ASRCP	VIN-	VIN+	Output	Interrupt	ADC Trigger
00	C1-	C1o/C1+ ^a	C1o/C1+	yes	yes
01	C1-	C0+	C1o/C1+	yes	yes
10	C1-	Vref	C1o/C1+	yes	yes
11	C1-	reserved	C1o/C1+	yes	yes

a. C1o and C1+ signals share a single pin and may only be used as one or the other.

Table 16-3. Comparator 2 Operating Modes

ACCNTL2	Com	parator 2			
ASRCP	VIN-	VIN+	Output	Interrupt	ADC Trigger
00	C2-	C2o/C2+ ^a	C2o/C2+	yes	yes
01	C2-	C0+	C2o/C2+	yes	yes
10	C2-	Vref	C2o/C2+	yes	yes
11	C2-	reserved	C2o/C2+	yes	yes

a. C2o and C2+ signals share a single pin and may only be used as one or the other.

16.2.1 Internal Reference Programming

The structure of the internal reference is shown in Figure 16-3 on page 406. This is controlled by a single configuration register (**ACREFCTL**). Table 16-4 on page 406 shows the programming options to develop specific internal reference values, to compare an external voltage against a particular voltage generated internally.

Figure 16-3. Comparator Internal Reference Structure




Table 16-4. Internal Reference Voltage and ACREFCTL Field Values

	Register	Output Reference Voltage Based on VREF Field Value
EN Bit Value	RNG Bit Value	
EN=0		0 V (GND) for any value of VREF; however, it is recommended that RNG=1 and VREF=0 for the least noisy ground reference.

50	[138] [共四]									
	ACREFCTL R	legister	Output Reference Voltage Based on VREF Field Value							
	EN Bit Value	RNG Bit Value								
	EN=1	RNG=0	Total resistance in ladder is 32 R.							
			$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$							
			$V_{REF} = AV_{DD} \times \frac{(VREF + 8)}{32}$							
			V _{REF} = 0.825+0.103 VREF							
			The range of internal reference in this mode is 0.825-2.37 V.							
		RNG=1	Total resistance in ladder is 24 R.							
			$V_{REF} = AV_{DD} \times \frac{R_{VREF}}{R_{T}}$							
			$V_{REF} = AV_{DD} \times \frac{(VREF)}{24}$							
			V_{REF} = 0.1375 x V_{REF}							
			The range of internal reference for this mode is 0.0-2.0625 V.							

16.3 Initialization and Configuration

The following example shows how to configure an analog comparator to read back its output value from an internal register.

- 1. Enable the analog comparator 0 clock by writing a value of 0x0010.0000 to the **RCGC1** register in the System Control module.
- 2. In the GPIO module, enable the GPIO port/pin associated with co- as a GPIO input.
- **3.** Configure the internal voltage reference to 1.65 V by writing the **ACREFCTL** register with the value 0x0000.030C.
- 4. Configure comparator 0 to use the internal voltage reference and to *not* invert the output on the C0o pin by writing the **ACCTL0** register with the value of 0x0000.040C.
- 5. Delay for some time.
- 6. Read the comparator output value by reading the **ACSTAT0** register's OVAL value.

Change the level of the signal input on CO- to see the OVAL value change.

16.4 Register Map

Table 16-5 on page 408 lists the comparator registers. The offset listed is a hexadecimal increment to the register's address, relative to the Analog Comparator base address of 0x4003.C000.

Table 16-5. Analog Comparators Register Map

Offset	Name	Туре	Reset	Description	See page
0x00	ACMIS	R/W1C	0x0000.0000	Analog Comparator Masked Interrupt Status	409
0x04	ACRIS	RO	0x0000.0000	Analog Comparator Raw Interrupt Status	410
0x08	ACINTEN	R/W	0x0000.0000	Analog Comparator Interrupt Enable	411
0x10	ACREFCTL	R/W	0x0000.0000	Analog Comparator Reference Voltage Control	412
0x20	ACSTAT0	RO	0x0000.0000	Analog Comparator Status 0	413
0x24	ACCTL0	R/W	0x0000.0000	Analog Comparator Control 0	414
0x40	ACSTAT1	RO	0x0000.0000	Analog Comparator Status 1	413
0x44	ACCTL1	R/W	0x0000.0000	Analog Comparator Control 1	414
0x60	ACSTAT2	RO	0x0000.0000	Analog Comparator Status 2	413
0x64	ACCTL2	R/W	0x0000.0000	Analog Comparator Control 2	414

16.5 Register Descriptions

The remainder of this section lists and describes the Analog Comparator registers, in numerical order by address offset.

Register 1: Analog Comparator Masked Interrupt Status (ACMIS), offset 0x00

This register provides a summary of the interrupt status (masked) of the comparator.

Analog Comparator Masked Interrupt Status (ACMIS)

Base 0x4003.C000

Offset 0x00 Type R/W1C, reset 0x0000.0000

.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	. 0, . 000																
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
		1	1 1		1 1 1		1 1	rese	rved		1	1	1	1	r	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
		T	1		, ,		reserved		1		1	1	1	IN2	IN1	IN0	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	R/W1C	R/W1C	R/W1C	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Bit/F 31: 2	3		Name reserved IN2		Type RO R/W1C	Reset 0x00 0	comp prese	iption are shou atibility w rved acro parator 2	vith futur oss a re	re produ ad-modi	cts, the v fy-write o	alue of operatio	a reserv				
			IN1		R/W1C			Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.									
1					R/WIC		0	Comparator 1 Masked Interrupt Status Gives the masked interrupt state of this interrupt. Write 1 to this bit to clear the pending interrupt.									
0			INO		R/W1C		0	Gives	arator 0 the mas the pend	sked inte	errupt sta			pt. Write	e 1 to this	s bit to	

Register 2: Analog Comparator Raw Interrupt Status (ACRIS), offset 0x04

This register provides a summary of the interrupt status (raw) of the comparator.

Analog Comparator Raw Interrupt Status (ACRIS)

Base 0x4003.C000 Offset 0x04 Type RO, reset 0x0000.0000

-	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1				1	resei	ved						1	'
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
r	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		•			•		reserved							IN2	IN1	INO
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
Reset	0	0	0	U	0	U	0	0	0	0	0	0	U	0	U	0
Bit/Fi	ield		Name		Туре	I	Reset	Descri	ption							
31:	3	I	reserved		RO		0x00	compa	atibility w	vith futur	e produo	cts, the v	of a rese value of a operation	a reserv		
2			IN2		RO		0	Compa	arator 2	Interrup	t Status					
								When 2.	set, indi	cates tha	at an inte	errupt ha	is been g	enerate	d by con	nparator
1			IN1		RO		0	Compa	arator 1	Interrup	t Status					
								When 1.	set, indi	cates tha	at an inte	errupt ha	is been g	enerate	d by con	nparator
0			IN0		RO		0	Compa	arator 0	Interrup	t Status					
								When 0.	set, indi	cates tha	at an inte	errupt ha	is been g	enerate	d by con	nparator

Register 3: Analog Comparator Interrupt Enable (ACINTEN), offset 0x08

This register provides the interrupt enable for the comparator.

Analog Com	parator Interro	upt Enable	(ACINTEN)
------------	-----------------	------------	-----------

Base 0x4003.C000

Offset 0x08 Type R/W, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1	I	г т 1		1 1	rese	rved	i i		1	1 1	1	1	
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1					reserved					1	1	IN2	IN1	IN0
Туре	RO	RO	RO 0	RO	RO	RO	RO	RO 0	RO 0	RO	RO 0	RO	RO	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	U	0	0	0	0	0	0	0
Bit/F	ield		Name		Туре		Reset	Descr	iption							
31:	:3		reserved		RO		0x00	compa	atibility v	vith futur	e produ	cts, the v	of a rese value of a operation	a reserv	•	
2			IN2		R/W		0	Comp	arator 2	Interrup	t Enable	Э				
								•		•						0
								vvnen	set, ena	ables the	control	er interri	upt from	the com	parator	2 output
1			IN1		R/W		0	Comp	arator 1	Interrup	t Enable	Э				
								•					unt from t	ho oom	o o roto r 1	outout
								vvnen	sei, ena	ibles the	CONTROL	erinterrt	upt from t	ne com	parator	ouiput.
0			IN0		R/W		0	Comp	arator 0	Interrup	t Enable	e				
								When	set, ena	bles the	controll	er interru	upt from t	he com	parator () output.

Register 4: Analog Comparator Reference Voltage Control (ACREFCTL), offset 0x10

This register specifies whether the resistor ladder is powered on as well as the range and tap.

Analog Comparator Reference Voltage Control (ACREFCTL)

Base 0x4003.C000 Offset 0x10 Type R/W, reset 0x0000.0000

.,	.,															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1	1	г г		1	rese	rved	1	I	1		1	I	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
			rese	rved			EN	RNG		rese	rved	1		VF	I REF	
Туре	RO	RO	RO	RO	RO	RO	R/W	R/W	RO	RO	RO	RO	R/W	R/W	R/W	R/W
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	* - I -I		N		T		D 4	Deres	· 41							
Bit/F	leid		Name		Туре	l	Reset	Descr	iption							
31:	10		reserved	l	RO		0x00			uld not re					•	
									-	with futur	•				ed bit sr	ioula be
					D 444											
9			EN		R/W		0	Resis	tor Lado	der Enabl	le					
										ecifies wl						
									alog V _c	r is unpo	wered.	ir 1, the i	resistor	adder is	connec	ted to
								This b	it is res	et to 0 so	that th	e interna	l referer	nce cons	umes th	e least
								amou	nt of po	wer if not	t used a	nd progr	ammed.			
8	5		RNG		R/W		0	Resist	tor Lado	der Rang	е					
								The R	NG bit s	pecifies t	he rang	e of the	resistor	ladder. I	f 0, the i	esistor
										otal resis	stance o	f 32 R. If	1, the re	esistor la	adder ha	s a total
								resista	ance of	24 R.						
7:	4		reserved	l	RO		0x00			uld not re					•	
								•		with futur	•	-			ed bit sh	nould be
					_			•					501010			
3:	0		VREF		R/W		0x00	Resist	tor Lado	der Voltag	ge Ref					
										field spec				•	•	•
										Iltiplexer. eference						
								40.4		100	voltage					

16-4 on page 406 for some output reference voltage examples.

Register 5: Analog Comparator Status 0 (ACSTAT0), offset 0x20 Register 6: Analog Comparator Status 1 (ACSTAT1), offset 0x40 Register 7: Analog Comparator Status 2 (ACSTAT2), offset 0x60

These registers specify the current output value of the comparator.

Analog Comparator Status 0 (ACSTAT0)

Base 0x4003.C000 Offset 0x20 Type RO, reset 0x0000.0000

	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
		1	1 1		і і		1	rese	erved		1	1	1	1	1	1
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		1	Ì		r r r		rese	erved	1		1	î		l	OVAL	reserved
Туре	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit/F 31	2		Name		Type RO		Reset 0x00	comp prese	are shou atibility v rved acr	vith futur oss a re	re produ ad-mod	e value icts, the ify-write	value of	a reserv	•	vide hould be
1			OVAL		RO		0	Comp	parator C	output Va	alue					
								The O	VAL bit :	specifies	s the cui	rent out	put valu	e of the	compara	ator.
0			reserved		RO		0	comp	atibility v	vith futur	re produ	e value icts, the ify-write	value of	a reserv		vide hould be

Register 8: Analog Comparator Control 0 (ACCTL0), offset 0x24 Register 9: Analog Comparator Control 1 (ACCTL1), offset 0x44 Register 10: Analog Comparator Control 2 (ACCTL2), offset 0x64

These registers configure the comparator's input and output.

Analog Comparator Control 0 (ACC	TL0)
----------------------------------	------

Base 0x4003.C000 Offset 0x24

Type R/W, reset 0x0000.0000


1900 1000	, 10301 0	.0000.00														
г	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
					1		-		erved	-						
Type Reset	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0	RO 0
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
[rese	erved		TOEN	AS	I RCP	reserved	TSLVAL	TS	EN	ISLVAL	IS	I EN	CINV	reserved
Type Reset	RO 0	RO 0	RO 0	RO 0	R/W 0	R/W 0	R/W 0	RO 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0	RO 0
Bit/F	ield		Name		Туре	I	Reset	Descr	iption							
31:'	12	I	reserved		RO		0x00	comp	atibility v	ith futu/	re produ	e value o cts, the v ify-write o	alue of	a reserv		
11			TOEN		R/W		0	Trigge	er Outpu	t Enable	;					
								event		essed a	ind not s	C event tr sent to the				If 0, the
10:	9		ASRCP		R/W		0x00	Analo	g Sourc	e Positiv	/e					
												ource of i ings for t		-		terminal
								Value	e Functi	on						
								0x0	Pin va	ue						
								0x1	Pin va	ue of C	0+					
								0x2	Interna	al voltag	e refere	nce				
								0x3	Reserv	/ed						
8		I	reserved		RO		0	comp	atibility v	ith futu/	re produ	ie value o icts, the v ify-write o	alue of	a reserv	•	
7			TSLVAL		R/W		0	Trigge	er Sense	Level V	/alue					
								an AD	C event	if in Lev tor outp	vel Sens ut is Lov	sense va se mode. w. Otherv gh.	lf 0, an	ADC ev	ent is ge	nerated

Bit/Field	Name	Туре	Reset	Description
6:5	TSEN	R/W	0x0	Trigger Sense
				The TSEN field specifies the sense of the comparator output that generates an ADC event. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see TSLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
4	ISLVAL	R/W	0	Interrupt Sense Level Value
				The ISLVAL bit specifies the sense value of the input that generates an interrupt if in Level Sense mode. If 0, an interrupt is generated if the comparator output is Low. Otherwise, an interrupt is generated if the comparator output is High.
3:2	ISEN	R/W	0x0	Interrupt Sense
				The ISEN field specifies the sense of the comparator output that generates an interrupt. The sense conditioning is as follows:
				Value Function
				0x0 Level sense, see ISLVAL
				0x1 Falling edge
				0x2 Rising edge
				0x3 Either edge
1	CINV	R/W	0	Comparator Output Invert
				The CINV bit conditionally inverts the output of the comparator. If 0, the output of the comparator is unchanged. If 1, the output of the comparator is inverted prior to being processed by hardware.
0	reserved	RO	0	Software should not rely on the value of a reserved bit. To provide compatibility with future products, the value of a reserved bit should be preserved across a read-modify-write operation.

<u>查询"LM3S1138"供应商</u> 17 Pin Diagram

Figure 17-1 on page 416 shows the pin diagram and pin-to-signal-name mapping.

Figure 17-1. Pin Connection Diagram



查询"LM3S1138"供应商 18 Signal Tables

The following tables list the signals available for each pin. Functionality is enabled by software with the **GPIOAFSEL** register.

Important: All multiplexed pins are GPIOs by default, with the exception of the five JTAG pins (PB7 and PC[3:0]) which default to the JTAG functionality.

Table 18-1 on page 417 shows the pin-to-signal-name mapping, including functional characteristics of the signals. Table 18-2 on page 421 lists the signals in alphabetical order by signal name.

Table 18-3 on page 425 groups the signals by functionality, except for GPIOs. Table 18-4 on page 429 lists the GPIO pins and their alternate functionality.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
1	ADC0	I	Analog	Analog-to-digital converter input 0.
2	ADC1	I	Analog	Analog-to-digital converter input 1.
3	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
4	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
5	ADC2	I	Analog	Analog-to-digital converter input 2.
6	ADC3	I	Analog	Analog-to-digital converter input 3.
7	LDO	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
8	VDD	-	Power	Positive supply for I/O and some logic.
9	GND	-	Power	Ground reference for logic and I/O pins.
10	PD0	I/O	TTL	GPIO port D bit 0
11	PD1	I/O	TTL	GPIO port D bit 1
12	PD2	I/O	TTL	GPIO port D bit 2
	UlRx	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
13	PD3	I/O	TTL	GPIO port D bit 3
	UlTx	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
14	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
15	GND	-	Power	Ground reference for logic and I/O pins.

Table 18-1. Signals by Pin Number

Pin Number	Pin Name	Pin Type	Buffer Type	Description
16	PG3	I/O	TTL	GPIO port G bit 3
17	PG2	I/O	TTL	GPIO port G bit 2
18	PG1	I/O	TTL	GPIO port G bit 1
-	U2Tx	0	TTL	UART 2 Transmit. When in IrDA mode, this signal has IrDA modulation.
19	PG0	I/O	TTL	GPIO port G bit 0
-	U2Rx	I	TTL	UART 2 Receive. When in IrDA mode, this signal has IrDA modulation.
20	VDD	-	Power	Positive supply for I/O and some logic.
21	GND	-	Power	Ground reference for logic and I/O pins.
22	PC7	I/O	TTL	GPIO port C bit 7
	C2-	I	Analog	Analog comparator 2 negative input
23	PC6	I/O	TTL	GPIO port C bit 6
-	C2+	I	Analog	Analog comparator positive input
-	C2o	0	TTL	Analog comparator 2 output
24	PC5	I/O	TTL	GPIO port C bit 5
-	C1+	I	Analog	Analog comparator positive input
25	PC4	I/O	TTL	GPIO port C bit 4
	CCP5	I/O	TTL	Capture/Compare/PWM 5
26	PAO	I/O	TTL	GPIO port A bit 0
-	UORx	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
27	PA1	I/O	TTL	GPIO port A bit 1
-	UOTx	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
28	PA2	I/O	TTL	GPIO port A bit 2
-	SSIOClk	I/O	TTL	SSI module 0 clock
29	PA3	I/O	TTL	GPIO port A bit 3
-	SSIOFss	I/O	TTL	SSI module 0 frame
30	PA4	I/O	TTL	GPIO port A bit 4
-	SSIORx	l	TTL	SSI module 0 receive
31	PA5	I/O	TTL	GPIO port A bit 5
-	SSIOTx	0	TTL	SSI module 0 transmit
32	VDD	-	Power	Positive supply for I/O and some logic.
33	GND	-	Power	Ground reference for logic and I/O pins.
34	PA6	I/O	TTL	GPIO port A bit 6
	I2C1SCL	I/O	OD	I2C module 1 clock
35	PA7	I/O	TTL	GPIO port A bit 7
	I2C1SDA	I/O	OD	I2C module 1 data
36	NC	-	-	No connect
37	NC	-	-	No connect
38	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
39	GND	-	Power	Ground reference for logic and I/O pins.
40	PG5	I/O	TTL	GPIO port G bit 5
41	PG4	I/O	TTL	GPIO port G bit 4
	CCP3	I/O	TTL	Capture/Compare/PWM 3
42	PF7	I/O	TTL	GPIO port F bit 7
	CCP4	I/O	TTL	Capture/Compare/PWM 4
43	PF6	I/O	TTL	GPIO port F bit 6
	CCP1	I/O	TTL	Capture/Compare/PWM 1
44	VDD	-	Power	Positive supply for I/O and some logic.
45	GND	-	Power	Ground reference for logic and I/O pins.
46	PF5	I/O	TTL	GPIO port F bit 5
	Clo	0	TTL	Analog comparator 1 output
47	PFO	I/O	TTL	GPIO port F bit 0
48	OSC0	I	Analog	Main oscillator crystal input or an external clock reference input.
49	OSC1	0	Analog	Main oscillator crystal output.
50	WAKE	I	OD	An external input that brings the processor out of hibernate mode when asserted.
51	HIB	0	TTL	An output that indicates the processor is in hibernate mode.
52	XOSC0		Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
53	XOSC1	0	Analog	Hibernation Module oscillator crystal output.
54	GND	-	Power	Ground reference for logic and I/O pins.
55	VBAT	-	Power	Power source for the Hibernation Module. It is normally connected to the positive termina of a battery and serves as the battery backup/Hibernation Module power-source supply.
56	VDD	-	Power	Positive supply for I/O and some logic.
57	GND	-	Power	Ground reference for logic and I/O pins.
58	PF4	I/O	TTL	GPIO port F bit 4
	COo	0	TTL	Analog comparator 0 output
59	PF3	I/O	TTL	GPIO port F bit 3
60	PF2	I/O	TTL	GPIO port F bit 2
61	PF1	I/O	TTL	GPIO port F bit 1
62	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
63	GND	-	Power	Ground reference for logic and I/O pins.
64	RST	I	TTL	System reset input.
65	CMOD0	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.

Pin Number	Pin Name	Pin Type	Buffer Type	Description
66	PB0	I/O	TTL	GPIO port B bit 0
-	CCP0	I/O	TTL	Capture/Compare/PWM 0
67	PB1	I/O	TTL	GPIO port B bit 1
-	CCP2	I/O	TTL	Capture/Compare/PWM 2
68	VDD	-	Power	Positive supply for I/O and some logic.
69	GND	-	Power	Ground reference for logic and I/O pins.
70	PB2	I/O	TTL	GPIO port B bit 2
-	I2C0SCL	I/O	OD	I2C module 0 clock
71	PB3	I/O	TTL	GPIO port B bit 3
-	I2C0SDA	I/O	OD	I2C module 0 data
72	PEO	I/O	TTL	GPIO port E bit 0
-	SSI1Clk	I/O	TTL	SSI module 1 clock
73	PE1	I/O	TTL	GPIO port E bit 1
-	SSI1Fss	I/O	TTL	SSI module 1 frame
74	PE2	I/O	TTL	GPIO port E bit 2
-	SSI1Rx	I	TTL	SSI module 1 receive
75	PE3	I/O	TTL	GPIO port E bit 3
-	SSI1Tx	0	TTL	SSI module 1 transmit
76	CMOD1	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
77	PC3	I/O	TTL	GPIO port C bit 3
-	TDO	0	TTL	JTAG TDO and SWO
-	SWO	0	TTL	JTAG TDO and SWO
78	PC2	I/O	TTL	GPIO port C bit 2
-	TDI	I	TTL	JTAG TDI
79	PC1	I/O	TTL	GPIO port C bit 1
-	TMS	I/O	TTL	JTAG TMS and SWDIO
-	SWDIO	I/O	TTL	JTAG TMS and SWDIO
80	PC0	I/O	TTL	GPIO port C bit 0
-	TCK	I	TTL	JTAG/SWD CLK
-	SWCLK	I	TTL	JTAG/SWD CLK
81	VDD	-	Power	Positive supply for I/O and some logic.
82	GND	-	Power	Ground reference for logic and I/O pins.
83	NC	-	-	No connect
84	NC	-	-	No connect
85	NC	-	-	No connect
86	NC	-	-	No connect
87	GND	-	Power	Ground reference for logic and I/O pins.
88	VDD25	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
89	PB7	I/O	TTL	GPIO port B bit 7
-	TRST	I	TTL	JTAG TRSTn
		1	1	1

Pin Number	Pin Number Pin Name		Buffer Type	Description
90	PB6	I/O	TTL	GPIO port B bit 6
	C0+	I	Analog	Analog comparator 0 positive input
91	PB5	I/O	TTL	GPIO port B bit 5
	C1-	I	Analog	Analog comparator 1 negative input
92	PB4	I/O	TTL	GPIO port B bit 4
	C0-	I	Analog	Analog comparator 0 negative input
93	VDD	-	Power	Positive supply for I/O and some logic.
94	GND	-	Power	Ground reference for logic and I/O pins.
95	ADC7	I	Analog	Analog-to-digital converter input 7.
96	ADC6	I	Analog	Analog-to-digital converter input 6.
97	GNDA	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
98	VDDA	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
99	ADC5	I	Analog	Analog-to-digital converter input 5.
100	ADC4	I	Analog	Analog-to-digital converter input 4.

Table 18-2. Signals by Signal Name

Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC0	1	I	Analog	Analog-to-digital converter input 0.
ADC1	2	I	Analog	Analog-to-digital converter input 1.
ADC2	5	I	Analog	Analog-to-digital converter input 2.
ADC3	6	I	Analog	Analog-to-digital converter input 3.
ADC4	100	I	Analog	Analog-to-digital converter input 4.
ADC5	99	I	Analog	Analog-to-digital converter input 5.
ADC6	96	I	Analog	Analog-to-digital converter input 6.
ADC7	95	I	Analog	Analog-to-digital converter input 7.
C0+	90	I	Analog	Analog comparator 0 positive input
C0-	92	I	Analog	Analog comparator 0 negative input
COo	58	0	TTL	Analog comparator 0 output
C1+	24	I	Analog	Analog comparator positive input
C1-	91	I	Analog	Analog comparator 1 negative input
Clo	46	0	TTL	Analog comparator 1 output
C2+	23	I	Analog	Analog comparator positive input
C2-	22	I	Analog	Analog comparator 2 negative input
C20	23	0	TTL	Analog comparator 2 output
CCP0	66	I/O	TTL	Capture/Compare/PWM 0
CCP1	43	I/O	TTL	Capture/Compare/PWM 1
CCP2	67	I/O	TTL	Capture/Compare/PWM 2

Pir Pir	n Name	Pin Number	Pin Type	Buffer Type	Description
(CCP3	41	I/O	TTL	Capture/Compare/PWM 3
(CCP4	42	I/O	TTL	Capture/Compare/PWM 4
(CCP5	25	I/O	TTL	Capture/Compare/PWM 5
C	MOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
C	MOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
	GND	9	-	Power	Ground reference for logic and I/O pins.
	GND	15	-	Power	Ground reference for logic and I/O pins.
	GND	21	-	Power	Ground reference for logic and I/O pins.
	GND	33	-	Power	Ground reference for logic and I/O pins.
	GND	39	-	Power	Ground reference for logic and I/O pins.
	GND	45	-	Power	Ground reference for logic and I/O pins.
	GND	54	-	Power	Ground reference for logic and I/O pins.
	GND	57	-	Power	Ground reference for logic and I/O pins.
	GND	63	-	Power	Ground reference for logic and I/O pins.
	GND	69	-	Power	Ground reference for logic and I/O pins.
	GND	82	-	Power	Ground reference for logic and I/O pins.
	GND	87	-	Power	Ground reference for logic and I/O pins.
	GND	94	-	Power	Ground reference for logic and I/O pins.
(GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	HIB	51	0	TTL	An output that indicates the processor is in hibernate mode.
I2	COSCL	70	I/O	OD	I2C module 0 clock
I2	COSDA	71	I/O	OD	I2C module 0 data
I2	2C1SCL	34	I/O	OD	I2C module 1 clock
I2	C1SDA	35	I/O	OD	I2C module 1 data
	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 µF or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
	NC	36	-	-	No connect
	NC	37	-	-	No connect
	NC	83	-	-	No connect
	NC	84	-	-	No connect
	NC	85	-	-	No connect

Pin Name	Pin Number	Pin Type	Buffer Type	Description
NC	86	-	-	No connect
OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
OSC1	49	0	Analog	Main oscillator crystal output.
PAO	26	I/O	TTL	GPIO port A bit 0
PA1	27	I/O	TTL	GPIO port A bit 1
PA2	28	I/O	TTL	GPIO port A bit 2
PA3	29	I/O	TTL	GPIO port A bit 3
PA4	30	I/O	TTL	GPIO port A bit 4
PA5	31	I/O	TTL	GPIO port A bit 5
PA6	34	I/O	TTL	GPIO port A bit 6
PA7	35	I/O	TTL	GPIO port A bit 7
PBO	66	I/O	TTL	GPIO port B bit 0
PB1	67	I/O	TTL	GPIO port B bit 1
PB2	70	I/O	TTL	GPIO port B bit 2
PB3	71	I/O	TTL	GPIO port B bit 3
PB4	92	I/O	TTL	GPIO port B bit 4
PB5	91	I/O	TTL	GPIO port B bit 5
PB6	90	I/O	TTL	GPIO port B bit 6
PB7	89	I/O	TTL	GPIO port B bit 7
PCO	80	I/O	TTL	GPIO port C bit 0
PC1	79	I/O	TTL	GPIO port C bit 1
PC2	78	I/O	TTL	GPIO port C bit 2
PC3	77	I/O	TTL	GPIO port C bit 3
PC4	25	I/O	TTL	GPIO port C bit 4
PC5	24	I/O	TTL	GPIO port C bit 5
PC6	23	I/O	TTL	GPIO port C bit 6
PC7	22	I/O	TTL	GPIO port C bit 7
PDO	10	I/O	TTL	GPIO port D bit 0
PD1	11	I/O	TTL	GPIO port D bit 1
PD2	12	I/O	TTL	GPIO port D bit 2
PD3	13	I/O	TTL	GPIO port D bit 3
PEO	72	I/O	TTL	GPIO port E bit 0
PE1	73	I/O	TTL	GPIO port E bit 1
PE2	74	I/O	TTL	GPIO port E bit 2
PE3	75	I/O	TTL	GPIO port E bit 3
PFO	47	I/O	TTL	GPIO port F bit 0
PF1	61	I/O	TTL	GPIO port F bit 1
PF2	60	I/O	TTL	GPIO port F bit 2
PF3	59	I/O	TTL	GPIO port F bit 3
PF4	58	I/O	TTL	GPIO port F bit 4
PF5	46	I/O	TTL	GPIO port F bit 5
PF6	43	I/O	TTL	GPIO port F bit 6

	130 供应问				
	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	PF7	42	I/O	TTL	GPIO port F bit 7
	PGO	19	I/O	TTL	GPIO port G bit 0
	PG1	18	I/O	TTL	GPIO port G bit 1
	PG2	17	I/O	TTL	GPIO port G bit 2
	PG3	16	I/O	TTL	GPIO port G bit 3
	PG4	41	I/O	TTL	GPIO port G bit 4
	PG5	40	I/O	TTL	GPIO port G bit 5
	RST	64	I	TTL	System reset input.
	SSIOClk	28	I/O	TTL	SSI module 0 clock
	SSIOFss	29	I/O	TTL	SSI module 0 frame
	SSIORx	30	Ι	TTL	SSI module 0 receive
	SSIOTx	31	0	TTL	SSI module 0 transmit
ſ	SSI1Clk	72	I/O	TTL	SSI module 1 clock
ſ	SSI1Fss	73	I/O	TTL	SSI module 1 frame
	SSI1Rx	74	I	TTL	SSI module 1 receive
	SSI1Tx	75	0	TTL	SSI module 1 transmit
	SWCLK	80	I	TTL	JTAG/SWD CLK
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
ſ	SWO	77	0	TTL	JTAG TDO and SWO
ľ	TCK	80	I	TTL	JTAG/SWD CLK
	TDI	78	I	TTL	JTAG TDI
ľ	TDO	77	0	TTL	JTAG TDO and SWO
ľ	TMS	79	I/O	TTL	JTAG TMS and SWDIO
ľ	TRST	89	I	TTL	JTAG TRSTn
	UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	UlRx	12	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	UlTx	13	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	19	Ι	TTL	UART 2 Receive. When in IrDA mode, this signal has IrDA modulation.
	U2Tx	18	0	TTL	UART 2 Transmit. When in IrDA mode, this signal has IrDA modulation.
	VBAT	55	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
	VDD	8	-	Power	Positive supply for I/O and some logic.
ſ	VDD	20	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
	VDD	44	-	Power	Positive supply for I/O and some logic.
ľ	VDD	56	-	Power	Positive supply for I/O and some logic.

Pin Name	Pin Number	Pin Type	Buffer Type	Description
VDD	68	-	Power	Positive supply for I/O and some logic.
VDD	81	-	Power	Positive supply for I/O and some logic.
VDD	93	-	Power	Positive supply for I/O and some logic.
VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
WAKE	50	I	OD	An external input that brings the processor out of hibernate mode when asserted.
xosc0	52	Ι	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
XOSC1	53	0	Analog	Hibernation Module oscillator crystal output.

Table 18-3. Signals by Function, Except for GPIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
ADC	ADC0	1	Ι	Analog	Analog-to-digital converter input 0.
	ADC1	2	I	Analog	Analog-to-digital converter input 1.
	ADC2	5	I	Analog	Analog-to-digital converter input 2.
	ADC3	6	I	Analog	Analog-to-digital converter input 3.
	ADC4	100	I	Analog	Analog-to-digital converter input 4.
	ADC5	99	I	Analog	Analog-to-digital converter input 5.
	ADC6 96		I	Analog	Analog-to-digital converter input 6.
	ADC7	95	I	Analog	Analog-to-digital converter input 7.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Analog	C0+	90	I	Analog	Analog comparator 0 positive input
Comparators	C0-	92	I	Analog	Analog comparator 0 negative input
	C0o	58	0	TTL	Analog comparator 0 output
	C1+	24	I	Analog	Analog comparator positive input
	C1-	91	I	Analog	Analog comparator 1 negative input
	C10	46	0	TTL	Analog comparator 1 output
	C2+	23	I	Analog	Analog comparator positive input
	C2-	22	I	Analog	Analog comparator 2 negative input
	C20	23	0	TTL	Analog comparator 2 output
General-Purpose	CCP0	66	I/O	TTL	Capture/Compare/PWM 0
Timers	CCP1	43	I/O	TTL	Capture/Compare/PWM 1
	CCP2	67	I/O	TTL	Capture/Compare/PWM 2
	CCP3	41	I/O	TTL	Capture/Compare/PWM 3
	CCP4	42	I/O	TTL	Capture/Compare/PWM 4
	CCP5	25	I/O	TTL	Capture/Compare/PWM 5
12C	I2C0SCL	70	I/O	OD	I2C module 0 clock
	I2C0SDA	71	I/O	OD	I2C module 0 data
	I2C1SCL	34	I/O	OD	I2C module 1 clock
	I2C1SDA	35	I/O	OD	I2C module 1 data
JTAG/SWD/SWO	SWCLK	80	I	TTL	JTAG/SWD CLK
	SWDIO	79	I/O	TTL	JTAG TMS and SWDIO
	SWO	77	0	TTL	JTAG TDO and SWO
	тск	80	I	TTL	JTAG/SWD CLK
	TDI	78	I	TTL	JTAG TDI
	TDO	77	0	TTL	JTAG TDO and SWO
	TMS	79	I/O	TTL	JTAG TMS and SWDIO

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
Power	GND	9	-	Power	Ground reference for logic and I/O pins.
	GND	15	-	Power	Ground reference for logic and I/O pins.
	GND	21	-	Power	Ground reference for logic and I/O pins.
	GND	33	-	Power	Ground reference for logic and I/O pins.
	GND	39	-	Power	Ground reference for logic and I/O pins.
	GND	45	-	Power	Ground reference for logic and I/O pins.
	GND	54	-	Power	Ground reference for logic and I/O pins.
	GND	57	-	Power	Ground reference for logic and I/O pins.
	GND	63	-	Power	Ground reference for logic and I/O pins.
	GND	69	-	Power	Ground reference for logic and I/O pins.
	GND	82	-	Power	Ground reference for logic and I/O pins.
	GND	87	-	Power	Ground reference for logic and I/O pins.
	GND	94	-	Power	Ground reference for logic and I/O pins.
	GNDA	4	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	GNDA	97	-	Power	The ground reference for the analog circuits (ADC, Analog Comparators, etc.). These are separated from GND to minimize the electrical noise contained on VDD from affecting the analog functions.
	HIB	51	0	TTL	An output that indicates the processor is in hibernate mode.
	LDO	7	-	Power	Low drop-out regulator output voltage. This pin requires an external capacitor between the pin and GND of 1 μ F or greater. When the on-chip LDO is used to provide power to the logic, the LDO pin must also be connected to the VDD25 pins at the board level in addition to the decoupling capacitor(s).
	VBAT	55	-	Power	Power source for the Hibernation Module. It is normally connected to the positive terminal of a battery and serves as the battery backup/Hibernation Module power-source supply.
	VDD	8	-	Power	Positive supply for I/O and some logic.
	VDD	20	-	Power	Positive supply for I/O and some logic.
	VDD	32	-	Power	Positive supply for I/O and some logic.
	VDD	44	-	Power	Positive supply for I/O and some logic.
	VDD	56	-	Power	Positive supply for I/O and some logic.
	VDD	68	-	Power	Positive supply for I/O and some logic.
	VDD	81	-	Power	Positive supply for I/O and some logic.
	VDD	93	-	Power	Positive supply for I/O and some logic.
	VDD25	14	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	38	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDD25	62	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.

Function	Pin Name	Pin Number	Pin Type	Buffer Type	Description
	VDD25	88	-	Power	Positive supply for most of the logic function, including the processor core and most peripherals.
	VDDA	3	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	VDDA	98	-	Power	The positive supply (3.3 V) for the analog circuits (ADC, Analog Comparators, etc.). These are separated from VDD to minimize the electrical noise contained on VDD from affecting the analog functions.
	WAKE	50	I	OD	An external input that brings the processor out of hibernate mode when asserted.
SSI	SSI0Clk	28	I/O	TTL	SSI module 0 clock
	SSIOFss	29	I/O	TTL	SSI module 0 frame
	SSIORx	30	I	TTL	SSI module 0 receive
	SSIOTx	31	0	TTL	SSI module 0 transmit
	SSI1Clk	72	I/O	TTL	SSI module 1 clock
	SSI1Fss	73	I/O	TTL	SSI module 1 frame
	SSI1Rx	74	I	TTL	SSI module 1 receive
	SSI1Tx	75	0	TTL	SSI module 1 transmit
System Control & Clocks	CMOD0	65	I/O	TTL	CPU Mode bit 0. Input must be set to logic 0 (grounded); other encodings reserved.
	CMOD1	76	I/O	TTL	CPU Mode bit 1. Input must be set to logic 0 (grounded); other encodings reserved.
	OSC0	48	I	Analog	Main oscillator crystal input or an external clock reference input.
	OSC1	49	0	Analog	Main oscillator crystal output.
	RST	64	I	TTL	System reset input.
	TRST	89	I	TTL	JTAG TRSTn
	XOSC0	52	I	Analog	Hibernation Module oscillator crystal input or an external clock reference input. Note that this is either a 4.19-MHz crystal or a 32.768-kHz oscillator for the Hibernation Module RTC. See the CLKSEL bit in the HIBCTL register.
	XOSC1	53	0	Analog	Hibernation Module oscillator crystal output.
UART	UORx	26	I	TTL	UART module 0 receive. When in IrDA mode, this signal has IrDA modulation.
	UOTx	27	0	TTL	UART module 0 transmit. When in IrDA mode, this signal has IrDA modulation.
	UlRx	12	I	TTL	UART module 1 receive. When in IrDA mode, this signal has IrDA modulation.
	UlTx	13	0	TTL	UART module 1 transmit. When in IrDA mode, this signal has IrDA modulation.
	U2Rx	19	I	TTL	UART 2 Receive. When in IrDA mode, this signal has IrDA modulation.
	U2Tx	18	0	TTL	UART 2 Transmit. When in IrDA mode, this signal has IrDA modulation.

查询"LM3S1138"供应商 Table 18-4. GPIO Pins and Alternate Functions

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PAO	26	UORx	
PA1	27	UOTx	
PA2	28	SSIOClk	
PA3	29	SSIOFss	
PA4	30	SSIORx	
PA5	31	SSIOTx	
РАб	34	I2C1SCL	
PA7	35	I2C1SDA	
PB0	66	CCP0	
PB1	67	CCP2	
PB2	70	I2C0SCL	
PB3	71	I2C0SDA	
PB4	92	C0-	
PB5	91	C1-	
PB6	90	C0+	
PB7	89	TRST	
PC0	80	TCK	SWCLK
PC1	79	TMS	SWDIO
PC2	78	TDI	
PC3	77	TDO	SWO
PC4	25	CCP5	
PC5	24	C1+	
PC6	23	C2+	C2o
PC7	22	C2-	
PDO	10		
PD1	11		
PD2	12	UlRx	
PD3	13	UlTx	
PEO	72	SSI1Clk	
PE1	73	SSI1Fss	
PE2	74	SSI1Rx	
PE3	75	SSI1Tx	
PFO	47		
PF1	61		
PF2	60		
PF3	59		
PF4	58	COo	
PF5	46	Clo	
PF6	43	CCP1	
PF7	42	CCP4	
PG0	19	U2Rx	

GPIO Pin	Pin Number	Multiplexed Function	Multiplexed Function
PG1	18	U2Tx	
PG2	17		
PG3	16		
PG4	41	CCP3	
PG5	40		

查询"LM3S1138"供应商 19 Operating Characteristics

Table 19-1. Temperature Characteristics

Characteristic	Symbol	Value	Unit
Operating temperature range ^a	T _A	-40 to +85	°C

a. Maximum storage temperature is 150°C.

Table 19-2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal resistance (junction to ambient) ^a	Θ_{JA}	55.3	°C/W
Average junction temperature ^b	TJ	$T_A + (P_{AVG} \bullet \Theta_{JA})$	°C

a. Junction to ambient thermal resistance θ_{JA} numbers are determined by a package simulator.

b. Power dissipation is a function of temperature.

查询"LM3S1138"供应商 20 Electrical Characteristics

20.1 DC Characteristics

20.1.1 Maximum Ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device.

Unit

V V

V

V

V

Note: The device is not guaranteed to operate properly at the maximum ratings.

-					
Characteristic a	Symbol	Va	lue		
ŭ		Min	Max		
I/O supply voltage (V _{DD})	V_{DD}	0	4		
Core supply voltage (V _{DD25})	V _{DD25}	0	4		

Table 20-1. Maximum Ratings

Analog supply voltage (V_{DDA})

Battery supply voltage (V_{BAT})

Maximum current per output pins

Input voltage

a. Voltages are measured with respect to GND.

Important: This device contains circuitry to protect the inputs against damage due to high-static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are connected to an appropriate logic voltage level (for example, either GND or V_{DD}).

20.1.2 Recommended DC Operating Conditions

Table 20-2. Recommended DC Operating Conditions

 V_{DDA}

V_{BAT}

VIN

L

0 4

0 4

-0.3 5.5

25 | mA

Parameter	Parameter Name	Min	Nom	Max	Unit	
V _{DD}	I/O supply voltage	3.0	3.3	3.6	V	
V _{DD25}	Core supply voltage	2.25	2.5	2.75	V	
V _{DDA}	Analog supply voltage	3.0	3.3	3.6	V	
V _{BAT}	Battery supply voltage	2.3	3.0	3.6	V	
V _{IH}	High-level input voltage	2.0	-	5.0	V	
V _{IL}	Low-level input voltage	-0.3	-	1.3	V	
V _{SIH}	High-level input voltage for Schmitt trigger inputs	0.8 * V _{DD}	-	V _{DD}	V	
V _{SIL}	Low-level input voltage for Schmitt trigger inputs	0	-	0.2 * V _{DD}	V	
V _{OH}	High-level output voltage	2.4	-	-	V	
V _{OL}	Low-level output voltage	-	-	0.4	V	
I _{OH}	High-level source current, V _{OH} =2.4 V					
	2-mA Drive	2.0	-	-	mA	
	4-mA Drive	4.0	-	-	mA	
	8-mA Drive	8.0	-	-	mA	

Parameter	Parameter Name		Min	Nom	Max	Unit
I _{OL}	Low-level sink current, V_{OL} =0.4 V					
	2-1	nA Drive	2.0	-	-	mA
	4-1	nA Drive	4.0	-	-	mA
	8-1	nA Drive	8.0	-	-	mA

20.1.3 On-Chip Low Drop-Out (LDO) Regulator Characteristics

Table 20-3. LDO Regulator Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{LDOOUT}	Programmable internal (logic) power supply output value	2.25	2.5	2.75	V
	Output voltage accuracy	-	2%	-	%
t _{PON}	Power-on time	-	-	100	μs
t _{ON}	Time on	-	-	200	μs
t _{OFF}	Time off	-	-	100	μs
V _{STEP}	Step programming incremental voltage	-	50	-	mV
C _{LDO}	External filter capacitor size for internal power supply	1.0	-	3.0	μF

20.1.4 **Power Specifications**

The power measurements specified in the tables that follow are run on the core processor using SRAM with the following specifications (except as noted):

- V_{DD} = 3.3 V
- V_{DD25} = 2.50 V
- V_{BAT} = 3.0 V
- V_{DDA} = 3.3 V
- Temperature = 25°C
- Clock Source (MOSC) =3.579545 MHz Crystal Oscillator
- Main oscillator (MOSC) = enabled
- Internal oscillator (IOSC) = disabled

20.1.5 Flash Memory Characteristics

Table 20-4. Flash Memory Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
PE _{CYC}	Number of guaranteed program/erase cycles before failure ^a	10,000	100,000	-	cycles
T _{RET}	Data retention at average operating temperature of $85^{\circ}C$	10	-	-	years
T _{PROG}	Word program time	20	-	-	μs
T _{ERASE}	Page erase time	20	-	-	ms
T _{ME}	Mass erase time	200	-	-	ms


a. A program/erase cycle is defined as switching the bits from 1-> 0 -> 1.

20.2 AC Characteristics

20.2.1 Load Conditions

Unless otherwise specified, the following conditions are true for all timing measurements. Timing measurements are for 4-mA drive strength.

Figure 20-1. Load Conditions



20.2.2 Clocks

Parameter	Parameter Name	Min	Nom	Max	Unit
f _{ref_crystal}	Crystal reference ^a	3.579545	-	8.192	MHz
f _{ref_ext}	External clock reference ^a	3.579545	-	8.192	MHz
f _{pll}	PLL frequency ^b	-	400	-	MHz
T _{READY}	PLL lock time	-	-	0.5	ms

a. The exact value is determined by the crystal value programmed into the XTAL field of the Run-Mode Clock Configuration (RCC) register.

b. PLL frequency is automatically calculated by the hardware based on the XTAL field of the RCC register.

Table 20-6. Clock Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
f _{IOSC}	Internal 12 MHz oscillator frequency	8.4	12	15.6	MHz
f _{IOSC30KHZ}	Internal 30 KHz oscillator frequency	21	30	39	KHz
f _{XOSC}	Hibernation module oscillator frequency	-	4.194304	-	MHz
f _{XOSC_XTAL}	Crystal reference for hibernation oscillator	-	4.194304	-	MHz
f _{XOSC_EXT}	External clock reference for hibernation module	-	32.768	-	KHz
f _{MOSC}	Main oscillator frequency	1	-	8	MHz
t _{MOSC_per}	Main oscillator period	125	-	1000	ns
f _{ref_crystal_bypass}	Crystal reference using the main oscillator (PLL in BYPASS mode)	1	-	8	MHz
f _{ref_ext_bypass}	External clock reference (PLL in BYPASS mode) ^a	0	-	50	MHz
f _{system_clock}	System clock	0	-	50	MHz

a. The ADC must be clocked from the PLL or directly from a 14-MHz to 18-MHz clock source to operate properly.

Table 20-7. Crystal Characteristics

Parameter Name		Units			
Frequency	8	6	4	3.5	MHz

Parameter Name		Va	lue		Units
Frequency tolerance	±50	±50	±50	±50	ppm
Aging	±5	±5	±5	±5	ppm/yr
Oscillation mode	Parallel	Parallel	Parallel	Parallel	
Temperature stability (0 - 85 °C)	±25	±25	±25	±25	ppm
Motional capacitance (typ)	27.8	37.0	55.6	63.5	pF
Motional inductance (typ)	14.3	19.1	28.6	32.7	mH
Equivalent series resistance (max)	120	160	200	220	Ω
Shunt capacitance (max)	10	10	10	10	pF
Load capacitance (typ)	16	16	16	16	pF
Drive level (typ)	100	100	100	100	μW

20.2.3 Analog-to-Digital Converter

Table 20-8. ADC Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
V _{ADCIN}	Maximum single-ended, full-scale analog input voltage	-	-	3.0	V
	Minimum single-ended, full-scale analog input voltage	-	-	0	V
	Maximum differential, full-scale analog input voltage	-	-	1.5	V
	Minimum differential, full-scale analog input voltage	-	-	-1.5	V
C _{ADCIN}	Equivalent input capacitance	-	1	-	pF
N	Resolution	-	10	-	bits
f _{ADC}	ADC internal clock frequency	14	16	18	MHz
t _{ADCCONV}	Conversion time	-	-	16	t _{ADC} cycles ^a
f ADCCONV	Conversion rate	875	1000	1125	k samples/s
INL	Integral nonlinearity	-	-	±1	LSB
DNL	Differential nonlinearity	-	-	±1	LSB
OFF	Offset	-	-	±1	LSB
GAIN	Gain	-	-	±1	LSB

a. t_{ADC}= 1/f_{ADC clock}

20.2.4 Analog Comparator

Table 20-9. Analog Comparator Characteristics

Parameter	Parameter Name	Min	Nom	Мах	Unit
V _{OS}	Input offset voltage	-	±10	±25	mV
V _{CM}	Input common mode voltage range	0	-	V _{DD} -1.5	V
C _{MRR}	Common mode rejection ratio	50	-	-	dB
T _{RT}	Response time	-	-	1	μs
T _{MC}	Comparator mode change to Output Valid	-	-	10	μs

Table 20-10. Analog Comparator Voltage Reference Characteristics

Parameter	Parameter Name	Min	Nom	Max	Unit
R _{HR}	Resolution high range	-	V _{DD} /32	-	LSB

Parameter	Parameter Name	Min	Nom	Max	Unit
R_{LR}	Resolution low range	-	V _{DD} /24	-	LSB
A _{HR}	Absolute accuracy high range	-	-	±1/2	LSB
A _{LR}	Absolute accuracy low range	-	-	±1/4	LSB

20.2.5 I²C

Table 20-11. I²C Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
l1 ^a	t _{SCH}	Start condition hold time	36	-	-	system clocks
l2 ^a	t _{LP}	Clock Low period	36	-	-	system clocks
I3 ^b	t _{SRT}	<code>I2CSCL/I2CSDA</code> rise time (V _{IL} =0.5 V to V $_{\rm IH}$ =2.4 V)	-	-	(see note b)	ns
l4 ^a	t _{DH}	Data hold time	2	-	-	system clocks
I5 ^c	t _{SFT}	I2CSCL/I2CSDA fall time (V _{IH} =2.4 V to V _{IL} =0.5 V)	-	9	10	ns
I6 ^a	t _{HT}	Clock High time	24	-	-	system clocks
I7 ^a	t _{DS}	Data setup time	18	-	-	system clocks
18 ^a	t _{SCSR}	Start condition setup time (for repeated start condition only)	36	-	-	system clocks
19 ^a	t _{SCS}	Stop condition setup time	24	-	-	system clocks

a. Values depend on the value programmed into the TPR bit in the I²C Master Timer Period (I2CMTPR) register; a TPR programmed for the maximum I2CSCL frequency (TPR=0x2) results in a minimum output timing as shown in the table above. The I²C interface is designed to scale the actual data transition time to move it to the middle of the I2CSCL Low period. The actual position is affected by the value programmed into the TPR; however, the numbers given in the above values are minimum values.

b. Because I2CSCL and I2CSDA are open-drain-type outputs, which the controller can only actively drive Low, the time I2CSCL or I2CSDA takes to reach a high level depends on external signal capacitance and pull-up resistor values.

c. Specified at a nominal 50 pF load.

Figure 20-2. I²C Timing



20.2.6 Hibernation Module

The Hibernation Module requires special system implementation considerations since it is intended to power-down all other sections of its host device. The system power-supply distribution and interfaces of the system must be driven to 0 V_{DC} or powered down with the same regulator controlled by $\overline{\text{HIB}}$.


The regulators controlled by $\overline{\text{HIB}}$ are expected to have a settling time of 250 µs or less.

Parameter No	Parameter	Parameter Name	Min	Nom	Мах	Unit
H1	t _{HIB_LOW}	Internal 32.768 KHz clock reference rising edge to /HIB asserted	-	200	-	μs

Parameter No	Parameter	Parameter Name	Min	Nom	Max	Unit
H2	t _{HIB_HIGH}	Internal 32.768 KHz clock reference rising edge to /HIB deasserted	-	30	-	μs
H3	t _{WAKE_ASSERT}	/WAKE assertion time	62	-	-	μs
H4	t _{WAKETOHIB}	/WAKE assert to /HIB desassert	62	-	124	μs
H5	t _{XOSC_SETTLE}	XOSC settling time ^a	20	-	-	ms
H6	t _{HIB_REG_WRITE}	Time for a write to non-volatile registers in HIB module to complete	92	-	-	μs
H7	t _{HIB_TO_VDD}	$\overline{\mathtt{HIB}}$ deassert to VDD and VDD25 at minimum operational level	-	-	250	μs

a. This parameter is highly sensitive to PCB layout and trace lengths, which may make this parameter time longer. Care must be taken in PCB design to minimize trace lengths and RLC (resistance, inductance, capacitance).

Figure 20-3. Hibernation Module Timing




20.2.7 Synchronous Serial Interface (SSI)


Table 20-13. SSI Characteristics


Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
S1	t _{clk_per}	SSIClk cycle time	2	-	65024	system clocks
S2	t _{clk_high}	SSIClk high time	-	1/2	-	t clk_per
S3	t _{clk_low}	SSIC1k low time	-	1/2	-	t clk_per
S4	t _{clkrf}	SSIClk rise/fall time	-	7.4	26	ns
S5	t _{DMd}	Data from master valid delay time	0	-	20	ns
S6	t _{DMs}	Data from master setup time	20	-	-	ns
S7	t _{DMh}	Data from master hold time	40	-	-	ns
S8	t _{DSs}	Data from slave setup time	20	-	-	ns
S9	t _{DSh}	Data from slave hold time	40	-	-	ns

Figure 20-4. SSI Timing for TI Frame Format (FRF=01), Single Transfer Timing Measurement











20.2.8 JTAG and Boundary Scan

Table 20-14. JTAG Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Мах	Unit
J1	f _{TCK}	TCK operational clock frequency	0	-	10	MHz
J2	t _{TCK}	TCK operational clock period	100	-	-	ns
J3	t _{TCK_LOW}	TCK clock Low time	-	t _{TCK}	-	ns
J4	^t тск_нідн	TCK clock High time	-	t _{TCK}	-	ns
J5	t _{TCK_R}	TCK rise time	0	-	10	ns
J6	t _{TCK_F}	TCK fall time	0	-	10	ns
J7	t _{TMS_SU}	TMS setup time to TCK rise	20	-	-	ns
J8	t _{TMS_HLD}	TMS hold time from TCK rise	20	-	-	ns
J9	t _{TDI_SU}	TDI setup time to TCK rise	25	-	-	ns
J10	t _{TDI_HLD}	TDI hold time from TCK rise	25	-	-	ns
J11	TCK fall to Data Valid from High-Z	2-mA drive	-	23	35	ns
t _{TDO_ZDV}		4-mA drive		15	26	ns
		8-mA drive		14	25	ns
		8-mA drive with slew rate control		18	29	ns
J12	TCK fall to Data Valid from Data Valid	2-mA drive	-	21	35	ns
t _{TDO_DV}		4-mA drive		14	25	ns
		8-mA drive		13	24	ns
		8-mA drive with slew rate control		18	28	ns

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
J13	TCK fall to High-Z from Data Valid	2-mA drive	-	9	11	ns
t _{TDO DVZ}		4-mA drive		7	9	ns
_		8-mA drive		6	8	ns
		8-mA drive with slew rate control		7	9	ns
J14	t _{TRST}	TRST assertion time	100	-	-	ns
J15	t _{TRST_SU}	TRST setup time to TCK rise	10	-	-	ns

Figure 20-7. JTAG Test Clock Input Timing




Figure 20-8. JTAG Test Access Port (TAP) Timing





Figure 20-9. JTAG TRST Timing



20.2.9 General-Purpose I/O

Note: All GPIOs are 5 V-tolerant.

Table 20-15. GPIO Characteristics

Parameter	Parameter Name	Condition	Min	Nom	Мах	Unit
t _{GPIOR}	GPIO Rise Time (from 20% to 80% of $\mathrm{V}_\mathrm{DD})$	2-mA drive	-	17	26	ns
		4-mA drive		9	13	ns
		8-mA drive		6	9	ns
		8-mA drive with slew rate control		10	12	ns
t _{GPIOF}	GPIO Fall Time (from 80% to 20% of V_{DD})	2-mA drive	-	17	25	ns
		4-mA drive		8	12	ns
		8-mA drive		6	10	ns
		8-mA drive with slew rate control		11	13	ns

20.2.10 Reset

Table 20-16. Reset Characteristics

Parameter No.	Parameter	Parameter Name	Min	Nom	Max	Unit
R1	V _{TH}	Reset threshold	-	2.0	-	V
R2	V _{BTH}	Brown-Out threshold	2.85	2.9	2.95	V
R3	T _{POR}	Power-On Reset timeout	-	10	-	ms
R4	T _{BOR}	Brown-Out timeout	-	500	-	μs
R5	T _{IRPOR}	Internal reset timeout after POR	6	-	11	ms
R6	T _{IRBOR}	Internal reset timeout after BOR ^a	0	-	1	μs
R7	T _{IRHWR}	Internal reset timeout after hardware reset ($\overline{\mathtt{RST}}$ pin)	0	-	1	ms
R8	T _{IRSWR}	Internal reset timeout after software-initiated system reset a	2.5	-	20	μs
R9	T _{IRWDR}	Internal reset timeout after watchdog reset ^a	2.5	-	20	μs
R10	T _{VDDRISE}	Supply voltage (V _{DD}) rise time (0V-3.3V)	-	-	100	ms
R11	T _{MIN}	Minimum RST pulse width	2	-	-	μs

a. 20 * t _{MOSC_per}

Figure 20-10. External Reset Timing (RST)




Figure 20-11. Power-On Reset Timing




Figure 20-12. Brown-Out Reset Timing




Figure 20-13. Software Reset Timing






Figure 20-14. Watchdog Reset Timing



<u>查询"LM3S1138"供应商</u> 21 Package Information

Figure 21-1. 100-Pin LQFP Package



Note: The following notes apply to the package drawing.

- 1. All dimensions shown in mm.
- 2. Dimensions shown are nominal with tolerances indicated.
- 3. Foot length 'L' is measured at gage plane 0.25 mm above seating plane.

Body +2.00 mm	Footprint, 1.4 mm	package thickness										
Symbols	Leads	100L										
A	Max.	1.60										
A ₁		0.05 Min./0.15 Max.										
A ₂	±0.05	1.40										
D	±0.20	16.00										
D ₁	±0.05	14.00										
E	±0.20	16.00										
E ₁	±0.05	14.00										
L	±0.15/-0.10	0.60										
е	BASIC	0.50										
b	±0.05	0.22										
θ	===	0°~7°										
ddd	Max.	0.08										
ССС	Max.	0.08										
JEDEC Refer	ence Drawing	MS-026										
Variation D	Designator	BED										

查询"LM3S1138"供应商 A Serial Flash Loader

A.1 Serial Flash Loader

The Stellaris[®] serial flash loader is a preprogrammed flash-resident utility used to download code to the flash memory of a device without the use of a debug interface. The serial flash loader uses a simple packet interface to provide synchronous communication with the device. The flash loader runs off the crystal and does not enable the PLL, so its speed is determined by the crystal used. The two serial interfaces that can be used are the UART0 and SSI0 interfaces. For simplicity, both the data format and communication protocol are identical for both serial interfaces.

A.2 Interfaces

Once communication with the flash loader is established via one of the serial interfaces, that interface is used until the flash loader is reset or new code takes over. For example, once you start communicating using the SSI port, communications with the flash loader via the UART are disabled until the device is reset.

A.2.1 UART

The Universal Asynchronous Receivers/Transmitters (UART) communication uses a fixed serial format of 8 bits of data, no parity, and 1 stop bit. The baud rate used for communication is automatically detected by the flash loader and can be any valid baud rate supported by the host and the device. The auto detection sequence requires that the baud rate should be no more than 1/32 the crystal frequency of the board that is running the serial flash loader. This is actually the same as the hardware limitation for the maximum baud rate for any UART on a Stellaris[®] device which is calculated as follows:

Max Baud Rate = System Clock Frequency / 16

In order to determine the baud rate, the serial flash loader needs to determine the relationship between its own crystal frequency and the baud rate. This is enough information for the flash loader to configure its UART to the same baud rate as the host. This automatic baud-rate detection allows the host to use any valid baud rate that it wants to communicate with the device.

The method used to perform this automatic synchronization relies on the host sending the flash loader two bytes that are both 0x55. This generates a series of pulses to the flash loader that it can use to calculate the ratios needed to program the UART to match the host's baud rate. After the host sends the pattern, it attempts to read back one byte of data from the UART. The flash loader returns the value of 0xCC to indicate successful detection of the baud rate. If this byte is not received after at least twice the time required to transfer the two bytes, the host can resend another pattern of 0x55, 0x55, and wait for the 0xCC byte again until the flash loader acknowledges that it has received a synchronization pattern correctly. For example, the time to wait for data back from the flash loader should be calculated as at least 2*(20(bits/sync)/baud rate (bits/sec)). For a baud rate of 115200, this time is 2*(20/115200) or 0.35 ms.

A.2.2 SSI

The Synchronous Serial Interface (SSI) port also uses a fixed serial format for communications, with the framing defined as Motorola format with SPH set to 1 and SPO set to 1. See "Frame Formats" on page 333 in the SSI chapter for more information on formats for this transfer protocol. Like the UART, this interface has hardware requirements that limit the maximum speed that the SSI clock can run. This allows the SSI clock to be at most 1/12 the crystal frequency of the board running

the flash loader. Since the host device is the master, the SSI on the flash loader device does not need to determine the clock as it is provided directly by the host.

A.3 Packet Handling

All communications, with the exception of the UART auto-baud, are done via defined packets that are acknowledged (ACK) or not acknowledged (NAK) by the devices. The packets use the same format for receiving and sending packets, including the method used to acknowledge successful or unsuccessful reception of a packet.

A.3.1 Packet Format

All packets sent and received from the device use the following byte-packed format.

```
struct
{
 unsigned char ucSize;
 unsigned char ucCheckSum;
 unsigned char Data[];
};
ucSize
                               The first byte received holds the total size of the transfer including
                               the size and checksum bytes.
ucChecksum
                               This holds a simple checksum of the bytes in the data buffer only.
                               The algorithm is Data[0]+Data[1]+...+ Data[ucSize-3].
Data
                               This is the raw data intended for the device, which is formatted in
                               some form of command interface. There should be ucSize-2
                               bytes of data provided in this buffer to or from the device.
```

A.3.2 Sending Packets

The actual bytes of the packet can be sent individually or all at once; the only limitation is that commands that cause flash memory access should limit the download sizes to prevent losing bytes during flash programming. This limitation is discussed further in the section that describes the serial flash loader command, COMMAND_SEND_DATA (see "COMMAND_SEND_DATA (0x24)" on page 448).

Once the packet has been formatted correctly by the host, it should be sent out over the UART or SSI interface. Then the host should poll the UART or SSI interface for the first non-zero data returned from the device. The first non-zero byte will either be an ACK (0xCC) or a NAK (0x33) byte from the device indicating the packet was received successfully (ACK) or unsuccessfully (NAK). This does not indicate that the actual contents of the command issued in the data portion of the packet was received correctly.

A.3.3 Receiving Packets

The flash loader sends a packet of data in the same format that it receives a packet. The flash loader may transfer leading zero data before the first actual byte of data is sent out. The first non-zero byte is the size of the packet followed by a checksum byte, and finally followed by the data itself. There is no break in the data after the first non-zero byte is sent from the flash loader. Once the device communicating with the flash loader receives all the bytes, it must either ACK or NAK the packet to indicate that the transmission was successful. The appropriate response after sending a NAK to the flash loader is to resend the command that failed and request the data again. If needed, the host may send leading zeros before sending down the ACK/NAK signal to the flash loader, as the

flash loader only accepts the first non-zero data as a valid response. This zero padding is needed by the SSI interface in order to receive data to or from the flash loader.

A.4 Commands

The next section defines the list of commands that can be sent to the flash loader. The first byte of the data should always be one of the defined commands, followed by data or parameters as determined by the command that is sent.

A.4.1 COMMAND_PING (0X20)

This command simply accepts the command and sets the global status to success. The format of the packet is as follows:

```
Byte[0] = 0x03;
Byte[1] = checksum(Byte[2]);
Byte[2] = COMMAND_PING;
```

The ping command has 3 bytes and the value for COMMAND_PING is 0x20 and the checksum of one byte is that same byte, making Byte[1] also 0x20. Since the ping command has no real return status, the receipt of an ACK can be interpreted as a successful ping to the flash loader.

A.4.2 COMMAND_GET_STATUS (0x23)

This command returns the status of the last command that was issued. Typically, this command should be sent after every command to ensure that the previous command was successful or to properly respond to a failure. The command requires one byte in the data of the packet and should be followed by reading a packet with one byte of data that contains a status code. The last step is to ACK or NAK the received data so the flash loader knows that the data has been read.

```
Byte[0] = 0x03
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_GET_STATUS
```

A.4.3 COMMAND_DOWNLOAD (0x21)

This command is sent to the flash loader to indicate where to store data and how many bytes will be sent by the COMMAND_SEND_DATA commands that follow. The command consists of two 32-bit values that are both transferred MSB first. The first 32-bit value is the address to start programming data into, while the second is the 32-bit size of the data that will be sent. This command also triggers an erase of the full area to be programmed so this command takes longer than other commands. This results in a longer time to receive the ACK/NAK back from the board. This command should be followed by a COMMAND_GET_STATUS to ensure that the Program Address and Program size are valid for the device running the flash loader.

The format of the packet to send this command is a follows:

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_DOWNLOAD
Byte[3] = Program Address [31:24]
Byte[4] = Program Address [23:16]
Byte[5] = Program Address [15:8]
Byte[6] = Program Address [7:0]
Byte[7] = Program Size [31:24]
```

```
Byte[8] = Program Size [23:16]
Byte[9] = Program Size [15:8]
Byte[10] = Program Size [7:0]
```

A.4.4 COMMAND_SEND_DATA (0x24)

This command should only follow a COMMAND_DOWNLOAD command or another COMMAND_SEND_DATA command if more data is needed. Consecutive send data commands automatically increment address and continue programming from the previous location. The caller should limit transfers of data to a maximum 8 bytes of packet data to allow the flash to program successfully and not overflow input buffers of the serial interfaces. The command terminates programming once the number of bytes indicated by the COMMAND_DOWNLOAD command has been received. Each time this function is called it should be followed by a COMMAND_GET_STATUS to ensure that the data was successfully programmed into the flash. If the flash loader sends a NAK to this command, the flash loader does not increment the current address to allow retransmission of the previous data.

```
Byte[0] = 11
Byte[1] = checksum(Bytes[2:10])
Byte[2] = COMMAND_SEND_DATA
Byte[3] = Data[0]
Byte[4] = Data[1]
Byte[5] = Data[2]
Byte[6] = Data[2]
Byte[6] = Data[3]
Byte[7] = Data[4]
Byte[8] = Data[5]
Byte[9] = Data[6]
Byte[10] = Data[7]
```

A.4.5 COMMAND_RUN (0x22)

This command is used to tell the flash loader to execute from the address passed as the parameter in this command. This command consists of a single 32-bit value that is interpreted as the address to execute. The 32-bit value is transmitted MSB first and the flash loader responds with an ACK signal back to the host device before actually executing the code at the given address. This allows the host to know that the command was received successfully and the code is now running.

```
Byte[0] = 7
Byte[1] = checksum(Bytes[2:6])
Byte[2] = COMMAND_RUN
Byte[3] = Execute Address[31:24]
Byte[4] = Execute Address[23:16]
Byte[5] = Execute Address[15:8]
Byte[6] = Execute Address[7:0]
```

A.4.6 COMMAND_RESET (0x25)

This command is used to tell the flash loader device to reset. This is useful when downloading a new image that overwrote the flash loader and wants to start from a full reset. Unlike the COMMAND_RUN command, this allows the initial stack pointer to be read by the hardware and set up for the new code. It can also be used to reset the flash loader if a critical error occurs and the host device wants to restart communication with the flash loader.

```
Byte[0] = 3
Byte[1] = checksum(Byte[2])
Byte[2] = COMMAND_RESET
```

The flash loader responds with an ACK signal back to the host device before actually executing the software reset to the device running the flash loader. This allows the host to know that the command was received successfully and the part will be reset.

查询"LM3S1138"供应商 B Register Quick Reference

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
System	n Contro							1							
-	400F.E000														
DID0, typ	e RO, offse	t 0x000, re	set -												
		VER									CL	ASS			
			MA	JOR							MI	NOR			
PBORCTI	L, type R/W	, offset 0x(030, reset 0	x0000.7FFI	כ										
														BORIOR	
LDOPCTL	, type R/W,	offset 0x0	034, reset 02	x0000.0000											
												VA	DJ		
RIS, type	RO, offset	0x050, res	et 0x0000.0	000											
									PLLLRIS					POPPIS	
IMC turns	R/W, offset	0.054 10	oot 0x0000	0000					PLLLRIS					BORRIS	
into, type	i vv, onse	. 37034, re	381 040000.												
									PLLLIM					BORIM	
MISC. tvn	e R/W1C, o	ffset 0x05	8, reset 0x0	000.0000										501000	
, • 7 P			,												
									PLLLMIS					BORMIS	
RESC, typ	pe R/W, offs	et 0x05C,	reset -												
										LDO	SW	WDT	BOR	POR	EXT
RCC, type	e R/W, offse	t 0x060, re	eset 0x07A0	.3AD1											
				ACG		SYS	SDIV		USESYSDIV						
		PWRDN		BYPASS			XT	AL		OSC	SRC			IOSCDIS	MOSCDIS
PLLCFG,	type RO, of	fset 0x064	l, reset -												
	DD					F							R		
	pe R/W, offs	et 0x070, I	reset 0x078	0.2800								1			
USERCC2					SYS	DIV2		1	_						
	(050 /	PWRDN2		BYPASS2						OSCSRC2					
DSLPCLK	(CFG, type	R/W, offse	t 0x144, res	set 0x0/80.											
					עותפת	ORIDE				DSOSCSRC					
DID1 type	e RO, offse	t 0x004 re	set -								•				
2121, typ		ER			F	٩M					PAR	TNO			
	PINCOUNT				17				TEMP			KG	ROHS	QL	JAL
	RO, offset		set 0x003F.(001F				I					-		
							SRA	MSZ							
								SHSZ							
DC1, type	RO, offset	0x010, res	set 0x0001.3	33FF											
															ADC
	MINS	YSDIV			MAXA	DCSPD		MPU	HIB	TEMPSNS	PLL	WDT	SWO	SWD	JTAG
DC2, type	e RO, offset	0x014, res	set 0x070F.	5037					-						-
					COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		I2C0							SSI1	SSI0		UART2	UART1	UART0
DC3, type	e RO, offset	0x018, res	set 0x3FFF.	7FC0											
		CCP5	CCP4	CCP3	CCP2	CCP1	CCP0	ADC7	ADC6	ADC5	ADC4	ADC3	ADC2	ADC1	ADC0
	C2O		C2MINUS	C10	C1PLUS	O AN AIN IL IO	C00	COPLUS	000.000.000						

室明日	LIVI351	138 17	迎冏												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
DC4, type	e RO, offset	0x01C, re	set 0x0000.(00FF											
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
RCGC0, 1	type R/W, of	fset 0x100), reset 0x00	000040				1							
															ADC
					MAXA	DCSPD			HIB			WDT			
SCGC0, t	type R/W, of	fset 0x110	, reset 0x00	000040				1							
												WDT			ADC
				<u> </u>	MAXA	DCSPD			HIB			WDT			
DCGC0, 1	type R/W, of	fset 0x120	, reset uxuu	000040				1				1			150
					MAYA	DCSDD			LID			WDT			ADC
DCCC4 4		Fact Ox104	una at 0x00		MAXA	DCSPD			HIB			WDT			
RUGU1, I	type R/W, of	ISEL UX 104	, reset uxuu	000000	COMP2	COMPI	COMPO								
	I2C1		I2C0		COMP2	COMP1	COMP0			SSI1	SSI0	TIMER3	TIMER2 UART2	TIMER1 UART1	TIMER0 UART0
SCGC1 4	type R/W, of	feat Ox114		000000						0011	0010		UANIZ	UAINT	UANTU
56661,1	ype 17, 44, 01	1361 UX 114	, reset 0x00		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		I2C0		COIVIF 2	COMPT	CONFO			SSI1	SSI0		UART2	UART1	UART0
DCGC1 4	type R/W, of	fset 0x124		000000						0011	2010		0.3012	0. 1(11	0. 4110
	.,		.,		COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		I2C0		001111 2		0011110			SSI1	SSI0	TIMETO	UART2	UART1	UART0
RCGC2.1	type R/W, of	fset 0x108		000000											
,	·) [,		,												
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SCGC2, t	type R/W, of	fset 0x118	, reset 0x00	000000				1							
	. ,														
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
DCGC2, 1	type R/W, of	fset 0x128	, reset 0x00	000000				1							<u> </u>
	1														
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
SRCR0, t	type R/W, of	fset 0x040	, reset 0x00	000000	-		1								·
															ADC
									HIB			WDT			
SRCR1, t	type R/W, of	fset 0x044	, reset 0x00	000000				•							
					COMP2	COMP1	COMP0					TIMER3	TIMER2	TIMER1	TIMER0
	I2C1		I2C0							SSI1	SSI0		UART2	UART1	UART0
SRCR2, t	type R/W, of	fset 0x048	, reset 0x00	000000											
								GPIOH	GPIOG	GPIOF	GPIOE	GPIOD	GPIOC	GPIOB	GPIOA
Hibern	ation Mo	dule													
Base 0x	400F.C000)													
HIBRTCO	C, type RO, o	offset 0x00	00, reset 0x0	0000.0000	l.										
							RT	-CC							
							RT	-CC							
HIBRTCM	M0, type R/W	l, offset 0x	004, reset 0)xFFFF.FF	FF										
								CM0							
							RT	CM0							
HIBRTCM	M1, type R/W	l, offset 0x	008, reset 0)xFFFF.FF	FF										
								CM1							
							RT	CM1							
HIBRTCL	D, type R/W	l, offset 0x	00C, reset 0)xFFFF.FF	FF										
								CLD							
							RT	CLD							

ヨーリー	_1VI351	138 1	迎冏												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
HIBCTL, 1	type R/W, c	offset 0x010), reset 0x0	000.0000											
								VABORT	CLK32EN	LOWBATEN	PINWEN	RTCWEN	CLKSEL	HIBREQ	RTCE
HIBIM, ty	pe R/W, off	set 0x014,	reset 0x000	00.0000											
												EXTW	LOWBAI	RTCALT1	RICAL
HIBRIS, t	ype RO, of	lset 0x018,	reset 0x00	00.0000											
														DTCALTA	DTCAL
	huna DO af	fe at 0x04C	react Ov00									EXTW	LOWBAI	RTCALT1	RICAL
HIBINIIS, t	type RO, of	rset uxu1C,	, reset uxuu	00000											
												EXTW		RTCALT1	DTCAL
		offeret 0x02	0 react Ovi									EXIV	LOWBAI	RICALII	RICAL
пыс, ту	pe R/W1C,	onset 0x02	.u, reset uxi												
												EXTW		RTCALT1	RTCAL
HIBRTOT	, type R/W,	offset 0v01	24 report 0	0000 7555									LOVIDAI	MOALIT	TTOAL
IDRICI	, type rt/w,	Silber UXU2	L→, reset UX												
							т	 RIM							
	type R/W	offeet 0x0	30-0v12C r	eset 0x000	0000										
	, type 1011,	011361 020	50-02120,1	6361 02000			F	RTD							
								RTD							
Intorno	Momor	.,					-								
	I Memor	-													
	2000 Control (400 F.D000														
			a a t 0 v 0 0 0 0	0000											
гма, тур	e R/W, offs	et uxuuu, re	eset uxuuuu	1.0000											
							05	 FSET							
	o D/M offo	ot 0x004 rd	aat 0x0000	0000			01								
гиш, тур	e R/W, offs	et 0x004, re	eset uxuuuu	1.0000				ATA							
								ATA							
EMC type	e R/W, offs	ot 0x008 rd	sot 0x0000	0000											
i wic, typ	e 17/44, 0115	et 0x000, 16					10/6	RKEY							
							VVI					СОМТ	MERASE	ERASE	WRITE
ECRIS ty	/pe RO, offs	set 0x00C	reset 0x000	0.000									MEIGOL	LIVAL	WIXITE
i onio, ty		Set UXUUC,	IESEL UXUUL	0.0000											
														PRIS	ARIS
ECIM typ	oe R/W, offs	set 0x010 r	eset 0x000	0.000										1140	7440
i onn, typ															
														PMASK	AMASI
FCMISC	type R/W1	C. offset 0x	014, reset (0x0000.000	0										
	-980 10001	_, c			-										
														PMISC	AMISC
Interne	I Memor	7/													
	n Contro 400F.E000														
	, type R/W,		0 reset 0v	31											
UULURL,	, type R/W,	UNISEL UX14	o, reset UX												
											110	EC			
	tuno D/M	offenst Durch	0 and 0x00	0 #00-1 0-1							05				
WIFREU,	, type R/W,	onset 0x13	o anu ux20	0, reset 0xF	rer.FFFF		DEAD								
							READ_	ENABLE							

31 30 29 28 27 26 25 24 23 22 21 20 19 18 15 14 13 12 11 10 9 8 7 6 5 4 3 2 FMPPE0, type R/W, offset 0x134 and 0x400, reset 0xFFF.FFFF PROG_ENABLE PROG_ENABLE USER_DBG, type R/W, offset 0x1D0, reset 0xFFF.FFFF DATA DATA	17 1 DBG1	16 0
FMPPE0, type R/W, offset 0x134 and 0x400, reset 0xFFF.FFFF PROG_ENABLE USER_DBG, type R/W, offset 0x1D0, reset 0xFFF.FFFE NW DATA USER_REG0, type R/W, offset 0x1E0, reset 0xFFF.FFFF NW DATA		0
PROG_ENABLE PROG_ENABLE PROG_ENABLE JSER_DBG, type R/W, offset 0x1D0, reset 0xFFF.FFFE NW DATA DATA JSER_REG0, type R/W, offset 0x1E0, reset 0xFFFF.FFFF NW DATA	DBG1	
PROG_ENABLE JSER_DBG, type R/W, offset 0x1D0, reset 0xFFF.FFFE NW DATA JSER_REG0, type R/W, offset 0x1E0, reset 0xFFFF.FFFF NW DATA	DBG1	
JSER_DBG, type R/W, offset 0x1D0, reset 0xFFF.FFFE NW DATA DATA JSER_REG0, type R/W, offset 0x1E0, reset 0xFFFF.FFFF NW DATA	DBG1	
NW DATA DATA JSER_REG0, type R/W, offset 0x1E0, reset 0xFFFF.FFFF NW DATA	DBG1	
DATA JSER_REG0, type R/W, offset 0x1E0, reset 0xFFF.FFFF NW DATA	DBG1	
USER_REG0, type R/W, offset 0x1E0, reset 0xFFF.FFFF NW DATA	DBG1	
NW DATA		DBG
DATA		
USER_REG1, type R/W, offset 0x1E4, reset 0xFFF.FFFF		
NW DATA		
DATA		
FMPRE1, type R/W, offset 0x204, reset 0x0000.0000		
READ_ENABLE		
READ_ENABLE		
FMPRE2, type R/W, offset 0x208, reset 0x0000.0000		
READ_ENABLE		
READ_ENABLE		
FMPRE3, type R/W, offset 0x20C, reset 0x0000.0000		
READ_ENABLE		
READ_ENABLE		
FMPPE1, type R/W, offset 0x404, reset 0x0000.0000		
PROG_ENABLE		
PROG_ENABLE		
FMPPE2, type R/W, offset 0x408, reset 0x0000.0000		
PROG_ENABLE		
FMPPE3, type R/W, offset 0x40C, reset 0x0000.0000		
PROG_ENABLE PROG_ENABLE		
General-Purpose Input/Outputs (GPIOs) GPIO Port A base: 0x4000.4000 GPIO Port B base: 0x4000.5000 GPIO Port C base: 0x4000.6000 GPIO Port D base: 0x4000.7000 GPIO Port E base: 0x4002.4000 GPIO Port F base: 0x4002.4000 GPIO Port G base: 0x4002.4000 GPIO Port G base: 0x4002.7000 GPIO Port H base: 0x4002.7000		
GPIODATA, type R/W, offset 0x000, reset 0x0000.0000		
DATA		
GPIODIR, type R/W, offset 0x400, reset 0x0000.0000		
GPIOIS, type R/W, offset 0x404, reset 0x0000.0000		
GPIOIS, type R/W, offset 0x404, reset 0x0000.0000		
GPIOIS, type R/W, offset 0x404, reset 0x0000.0000		
GPIOIS, type R/W, offset 0x404, reset 0x0000.0000		
GPIOIS, type R/W, offset 0x404, reset 0x0000.0000 IS IS IS GPIOIBE, type R/W, offset 0x408, reset 0x0000.0000 IS IS IS		
GPIOIS, type R/W, offset 0x404, reset 0x0000.0000 Image: Constraint of the		

		_		07		05							10		40
31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	type R/W, of				10	5	0	,	0	5	-	5	2	•	0
or ronn,	())))		, 10001 040												
											IN	1 //E			
GPIORIS	, type RO, o	ffset 0x414	4, reset 0x0	000.0000											
											R	IS			
GPIOMIS	, type RO, o	ffset 0x41	8, reset 0x0	000.0000											
											M	IS			
GPIOICR	, type W1C,	offset 0x4	1C, reset 0	×0000.0000											
											1	С			
GPIOAFS	SEL, type R/	W, offset 0	x420, reset	-											
	D Aw - Da	1 affer - 1 C	F00 x		-						AF	SEL			
JPIUDR2	2R, type R/W	v, onset Ux	.500, reset (r										
											DE	 RV2			
GPIODRA	4R, type R/W	/ offset 0x	504 reset (x0000 0000	ו ז										
oniobit		, 011001 0x			-										
											DF	1 RV4			
GPIODR	BR, type R/W	V, offset 0x	508, reset ()x0000.000)										
											DF	RV8			
GPIOODI	R, type R/W,	offset 0x5	iOC, reset 0	x0000.0000											
											O	DE			
GPIOPUF	R, type R/W,	offset 0x5	10, reset -					-							
											PI	JE			
GPIOPDF	R, type R/W,	offset 0x5	14, reset 0>	0000.0000											
											PI	DE			
GPIOSLE	R, type R/W,	offset 0x5	18, reset 0x	0000.0000											
											9	 RL			
GPIODEN	N, type R/W,	offset 0x5	1C. reset -								0				
	, , , , , , ,	011001 020	10,10000												
											DI	I EN			
GPIOLOG	CK, type R/V	V, offset 0x	520, reset	0x0000.000 [.]	1			1							
							LC	CK							
							LC	CK							
GPIOCR,	type -, offse	et 0x524, r	eset -												
											C	R			
GPIOPer	iphID4, type	RO, offse	t 0xFD0, res	set 0x0000.	0000										
											PI	D4			
GPIOPer	iphID5, type	RO, offset	t 0xFD4, res	set 0x0000.	0000										
											PI	D5			

ヨルリレ	LM351	100 1	、沙冏												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SPIOPer	iphID6, type	RO, offse	t 0xFD8, re	set 0x0000	0.0000										
		DO									Ы	D6			
PIOPer	iphID7, type	RO, onse	t uxFDC, re	Set UXUUU	J.0000										
											PI	 D7			
SPIOPeri	iphID0, type	RO offse	t 0xEE0 reg	 set 0x0000	0061							01			
	.p0, tjpe														
											PI	D0			
GPIOPeri	iphID1, type	RO, offse	t 0xFE4, re:	set 0x0000	.0000			1							
											PI	D1			
GPIOPer	iphID2, type	RO, offse	t 0xFE8, re	set 0x0000	.0018										
											PI	D2			
SPIOPer	iphID3, type	RO, offse	t 0xFEC, re	set 0x0000	0.0001										
											PI	D3			
SPIOPCe	ellID0, type I	RO, offset	0xFF0, rese	et 0x0000.0	000D										
											0				
		70 offerst	0.554	-	050						CI	D0			
SPIOPCE	ellID1, type I	KO, onset	UXFF4, rese		JUFU										
											CI	D1			
SPIOPCe	ellID2, type I	RO, offset	0xFF8, rese	et 0x0000.0	005										
		,													
											CI	D2			
GPIOPCe	ellID3, type I	RO, offset	0xFFC, res	et 0x0000.	00B1			1							
											CI	D3			
Genera	al-Purpos	se Timer	'S												
	base: 0x40 base: 0x40														
Timer2 b	base: 0x40	03.2000													
Fimer3 b	base: 0x40	03.3000													
GPTMCF	G, type R/W	, offset 0x	000, reset 0	0x0000.000	0										
	MD frime D/	N. offerst 0	w004 magai		200									GPTMCFG	i
PINIA	MR, type R/	vv, onset u	xuu4, reset		,00										
												TAAMS	TACMR	ΤΔ	MR
GPTMTR	MR, type R/	W. offset f	x008, reset	L 0x0000.00	000										
	,.,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	,	,												
												TBAMS	TBCMR	ТВ	MR
ЭРТМСТ	L, type R/W	, offset 0x0	00C, reset 0)x0000.000	0										
	TBPWML	TBOTE		TBE	VENT	TBSTALL	TBEN		TAPWML	TAOTE	RTCEN	TAE	/ENT	TASTALL	TAEN
Эртмімі	R, type R/W	offset 0x0)18, reset 0	x0000.0000	D										
					CBEIM	CBMIM	TBTOIM					RTCIM	CAEIM	CAMIM	TATOI
GPTMRIS	S, type RO,	offset 0x01	C, reset 0x	0000.0000											
					CBERIS	CBMRIS	TBTORIS					RTCRIS	CAERIS	CAMRIS	TATOR

	_M3S1	130 JH	四回												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PTMMIS	S, type RO,	offset 0x02	0, reset 0x	0000.0000											
					CBEMIS	CBMMIS	TBTOMIS					RTCMIS	CAEMIS	CAMMIS	TATOM
PTMICR	R, type W1C	, offset 0x0)24, reset 0	x0000.0000)							1			
						CBMCINT						RTCCINT	CAECINT	CAMCINT	TATOCIN
GPTMTAI	ILR, type R/	W, offset 0	x028, reset	0x0000.FF	FF (16-bit ı	node) and	0xFFFF.FFF		mode)						
							TAIL								
		W offered 0		4 0×0000 FI			TAIL	.RL							
	ILR, type R	vv, onset o	xuzc, rese		TF										
							TBIL	RI							
		ne R/W of	feat 0x030	reset 0x00	00 EEEE (1	6-bit mode) and 0xFFF		2-bit mode						
	in Alonia, tj	pe 144, 01	1361 07030,	16361 0700	00.1111 (1	o-bit mode	TAM		2-511 11000	•)					
							TAN								
Эртмтві	MATCHR, ty	/pe R/W. of	fset 0x034.	reset 0x00	00.FFFF										
				1			TBM	IRL				1			
GPTMTA	PR, type R/	N, offset 0x	038, reset	0x0000.000	00										
			,												
											TA	PSR			
Эртмтві	PR, type R/	N, offset 0>	(03C, reset	0x0000.00	00										
											TB	PSR			
GPTMTA	PMR, type F	R/W, offset	0x040, rese	et 0x0000.0	000										
											TAF	PSMR			
GPTMTBI	PMR, type I	R/W, offset	0x044, rese	et 0x0000.0	000										
											TBF	PSMR			
GPTMTA	R, type RO,	offset 0x04	18, reset Ox	0000.FFFF	(16-bit mo	de) and 0x	FFFF.FFFF	(32-bit mo	de)						
							TAF	RH							
							TAI	RL							
GPTMTBI	R, type RO,	offset 0x04	4C, reset 0	x0000.FFFF											
							TBI	RL							
	dog Time														
	4000.0000				_										
WDTLOA	D, type R/V	l, offset 0x0	000, reset 0	xFFFF.FFF	F										
							WDT WDT								
					-		WDT	Load							
			004, reset (JXFFFF.FFF	F		WDT	/alua							
WDTVALI	UE, type RC	, 011001 04					VVI / I V	value							
WDTVALI	UE, type R0	, 011001 0X						alue							
			8 recot Not	0000 0000			WDT	/alue							
	UE, type R(8, reset Ox	0000.0000				/alue							
			8, reset 0xi	0000.0000				/alue						RESEN	INTEN
WDTCTL,	, type R/W,	offset 0x00		0000.0000				/alue						RESEN	INTEN
WDTCTL,		offset 0x00		0000.0000			WDT							RESEN	INTEN
WDTCTL,	, type R/W,	offset 0x00		0000.0000				ntClr						RESEN	INTEN
WDTCTL, WDTICR,	, type R/W, type WO, c	offset 0x00 ffset 0x00C	C, reset -				WDT	ntClr						RESEN	INTEN
WDTCTL, WDTICR,	, type R/W,	offset 0x00 ffset 0x00C	C, reset -				WDT	ntClr						RESEN	INTEN

查询"LM3S1138"供应商 31 30 27 26 24 22 21 20 19 29 28 25 23 18 17 16 15 14 13 12 11 10 9 8 7 6 5 3 2 0 4 1 WDTMIS, type RO, offset 0x014, reset 0x0000.0000 WDTMIS WDTTEST, type R/W, offset 0x418, reset 0x0000.0000 STALL WDTLOCK, type R/W, offset 0xC00, reset 0x0000.0000 WDTLock WDTLock WDTPeriphID4, type RO, offset 0xFD0, reset 0x0000.0000 PID4 WDTPeriphID5, type RO, offset 0xFD4, reset 0x0000.0000 PID5 WDTPeriphID6, type RO, offset 0xFD8, reset 0x0000.0000 PID6 WDTPeriphID7, type RO, offset 0xFDC, reset 0x0000.0000 PID7 WDTPeriphID0, type RO, offset 0xFE0, reset 0x0000.0005 PID0 WDTPeriphID1, type RO, offset 0xFE4, reset 0x0000.0018 PID1 WDTPeriphID2, type RO, offset 0xFE8, reset 0x0000.0018 PID2 WDTPeriphID3, type RO, offset 0xFEC, reset 0x0000.0001 PID3 WDTPCellID0, type RO, offset 0xFF0, reset 0x0000.000D CID0 WDTPCellID1, type RO, offset 0xFF4, reset 0x0000.00F0 CID1 WDTPCellID2, type RO, offset 0xFF8, reset 0x0000.0005 CID2 WDTPCellID3, type RO, offset 0xFFC, reset 0x0000.00B1 CID3 Analog-to-Digital Converter (ADC) Base 0x4003.8000 ADCACTSS, type R/W, offset 0x000, reset 0x0000.0000 ASEN3 ASEN2 ASEN1 ASEN0 ADCRIS, type RO, offset 0x004, reset 0x0000.0000 INR0 INR3 INR2 INR1

ヨ・印	LIVI351			1								1			
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCIM, 1	type R/W, of	fset 0x008	, reset 0x00	000.0000								1			
												MASK3	MASK2	MASK1	MASK
	, type R/W10	Coffeet Ox	(00C reast)	0~000 000	<u> </u>							WIASKS	WIAGRZ	WASKI	IVIAGRO
ADCI30,		, onset ox	looc, reser												
												IN3	IN2	IN1	IN0
ADCOST	TAT, type R/V	V1C. offset	t 0x010, res	et 0x0000.0	0000										
	, .,														
												OV3	OV2	OV1	OV0
ADCEMU	JX, type R/W	/, offset 0x	014, reset 0)x0000.000	0										
	E	M3			E	M2			E	M1			Eľ	/ 10	
ADCUST	AT, type R/V	V1C, offset	t 0x018, res	et 0x0000.0	0000										
												UV3	UV2	UV1	UV0
ADCSSP	RI, type R/V	V, offset 0x	(020, reset (0x0000.321	0										
		S	S3			S	S2			S	S1			S	S0
ADCPSS	SI, type WO,	offset 0x02	28, reset -												
												SS3	SS2	SS1	SS0
ADCSAC	C, type R/W,	offset 0x03	30, reset 0x	0000.0000											1
														AVG	
ADCSSN	/IUX0, type F		0x040, rese	et 0x0000.0	000										
		MUX7				MUX6				MUX5				MUX4	
400000		MUX3	0.044	h 0×0000 00	200	MUX2				MUX1				MUX0	
TS7	IE7	END7	D7	TS6	IE6	END6	D6	TS5	IE5	END5	D5	TS4	IE4	END4	D4
TS3	IE3	END3	D3	TS2	IE2	END2	D0 D2	TS1	IE1	END1	D3	TS4	IE0	END4 END0	D4 D0
	IFO0, type F			1		LINDZ	DL	101		LINDT		100	iLu	LINDO	
	n oo, type i		0,040,1636												
										DA	ATA				
ADCSSF	IFO1, type F	RO, offset (0x068. rese	t 0x0000.00	000										
			,												
										DA	ATA				
ADCSSF	IFO2, type F	RO, offset (0x088, rese	t 0x0000.00	000										
										DA	ATA				
ADCSSF	IFO3, type F	RO, offset (0x0A8, rese	et 0x0000.0	000										
										DA	ATA				
ADCSSF	STAT0, type	RO, offse	t 0x04C, res	set 0x0000.	0100										
			FULL				EMPTY		HF	PTR			TP	TR	
ADCSSF	STAT1, type	RO, offse	t 0x06C, res	set 0x0000.	0100							1			
							-							TD	
			FULL				EMPTY		HF	PTR			TP	TR	
ADCSSF	STAT2, type	RO, offse	t 0x08C, res	set 0x0000.	0100										
			ELUL				EMDTY		1.17				TO	тр	
			FULL				EMPTY		HF	PTR			IP	TR	

宣"问"L	_M3S1		1-1-1												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ADCSSF	STAT3, type	RO, offset	0x0AC, re	set 0x0000.	.0100							1			
			FULL				EMPTY		ЦС	'TR			т	PTR	
NCSSM	IIX1 type F	20 offset 0		t 0x0000.00	00									- 11X	
1000010		to, onset of	x000, 1636												
		MUX3				MUX2				MUX1				MUX0	
ADCSSM	UX2, type F	RO, offset 0	x080, rese	t 0x0000.00	00							1			
		MUX3				MUX2				MUX1	1			MUX0	
ADCSSC	TL1, type R	O, offset 0x	064, reset	t 0x0000.00	00										
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
ADCSSC	TL2, type R	O, offset 0x	084, reset	t 0x0000.000	00							1			
TS3	IE3	END3	D3	TS2	IE2	END2	D2	TS1	IE1	END1	D1	TS0	IE0	END0	D0
				et 0x0000.0		LINUZ	DZ	131	11				ιLU		00
	eno, type r	s si, onset t													
														MUX0	
ADCSSC	TL3, type R	/W, offset 0	x0A4, rese	et 0x0000.00	002										
												TS0	IE0	END0	D0
ADCTML	B, type RO,	offset 0x10	00, reset 0:	x0000.0000											
						_									
							C	I NT		CONT	DIFF	TS		MUX	
ADCTML	B, type WO	, offset 0x1	00, reset 0	x0000.0000			C	I NT		CONT	DIFF	TS		MUX	
				x0000.0000		rs (UAR ⁻		NT		CONT	DIFF	TS		MUX	LB
Univer UART0 I UART1 I UART2 I	sal Asyn base: 0x40 base: 0x40 base: 0x40	chronou 000.C000 000.D000 000.E000	s Recei	vers/Tra		rs (UAR ⁻		NT		CONT	DIFF	TS		MUX	LB
Univer UART0 I UART1 I UART2 I	sal Asyn base: 0x40 base: 0x40	chronou 000.C000 000.D000 000.E000	s Recei	vers/Tra		rs (UAR				CONT	DIFF	TS		MUX	LB
Univer JARTO I JART1 I JART2 I	sal Asyn base: 0x40 base: 0x40 base: 0x40	chronou 000.C000 000.D000 000.E000	s Recei	vers/Tra		rs (UAR ⁻		NT		CONT		TS		MUX	LB
Univer JARTO I JART1 I JART2 I JARTDR	sal Asyn base: 0x40 base: 0x40 base: 0x40 , type R/W,	chronou 000.C000 000.D000 000.E000 offset 0x00	<mark>s Recei</mark> 0, reset 0x	ivers/Tra	nsmitte	PE	ſs)	NT		CONT				MUX	LB
Univer JARTO I JART1 I JART2 I JARTDR	sal Asyn base: 0x40 base: 0x40 base: 0x40 , type R/W,	chronou 000.C000 000.D000 000.E000 offset 0x00	<mark>s Recei</mark> 0, reset 0x	ivers/Tra	nsmitte	PE	ſs)	NT		CONT				MUX	LB
Univer JARTO I JART1 I JART2 I JARTDR	sal Asyn base: 0x40 base: 0x40 base: 0x40 , type R/W,	chronou 000.C000 000.D000 000.E000 offset 0x00	<mark>s Recei</mark> 0, reset 0x	ivers/Tra	nsmitte	PE	ſs)	NT		CONT			BE	MUX	LB
Univer JARTO I JARTI I JART2 I JARTDR	sal Asyn base: 0x40 base: 0x40 base: 0x40 base: 0x40 r/uarteci	chronou 000.C000 000.D000 000.E000 offset 0x00 R, type RO,	s Recei 0, reset 0x offset 0x0	ivers/Tra	BE	PE	ſs)	NT		CONT		I I I I I I I I I I I I I I I I I I I	BE		
JARTO I JARTO I JARTI I JARTZ I JARTDR	sal Asyn base: 0x40 base: 0x40 base: 0x40 base: 0x40 r/uarteci	chronou 000.C000 000.D000 000.E000 offset 0x00 R, type RO,	s Recei 0, reset 0x offset 0x0	00000.0000 0E 004, reset 0>	BE	PE	ſs)	NT		CONT	DA	TA OE	BE		
JARTO I JARTO I JARTI I JARTZ I JARTOR JARTRSI	sal Asyn base: 0x40 base: 0x40 base: 0x40 r, type R/W,	chronou 000.C000 000.D000 000.E000 offset 0x000 R, type RO,	s Recei	00000.0000 OE 004, reset 0 004, reset 0	BE	PE	ſs)			CONT	DA	I I I I I I I I I I I I I I I I I I I	BE		
JARTO I JARTO I JARTI I JARTZ I JARTOR JARTRSI	sal Asyn base: 0x40 base: 0x40 base: 0x40 base: 0x40 r/uarteci	chronou 000.C000 000.D000 000.E000 offset 0x000 R, type RO,	s Recei	00000.0000 OE 004, reset 0 004, reset 0	BE	PE	ſs)			CONT	DA	TA OE	BE		
JARTO I JARTO I JARTI I JARTZ I JARTOR JARTRSI	sal Asyn base: 0x40 base: 0x40 base: 0x40 r, type R/W,	chronou 000.C000 000.D000 000.E000 offset 0x000 R, type RO,	s Recei	00000.0000 OE 004, reset 0 004, reset 0	BE	PE	ſs)				DA	ITA OE	BE		
JARTO I JARTO I JARTI I JARTZ I JARTRS JARTRS JARTRS	sal Asyn base: 0x40 base: 0x40 base: 0x40 r/UARTECI R/UARTECI	chronou 000. D000 000. D000 00. E000 offset 0x000 R, type RO, R, type WO, R, type WO,	s Recei	0000.0000 0E 004, reset 0 004, reset 0 0000.0090	BE (0000.0000	PE	ſs)	TXFE	RXFF	CONT	DA	TA OE	BE		
JARTO I JARTO I JARTI I JARTZ I JARTRS JARTRS JARTRS	sal Asyn base: 0x40 base: 0x40 base: 0x40 r/UARTECI R/UARTECI	chronou 000. D000 000. D000 00. E000 offset 0x000 R, type RO, R, type WO, R, type WO,	s Recei	00000.0000 OE 004, reset 0 004, reset 0	BE (0000.0000	PE	ſs)		RXFF		DA	ITA OE	BE		
JARTO I JARTO I JARTI I JARTZ I JARTRS JARTRS JARTRS	sal Asyn base: 0x40 base: 0x40 base: 0x40 r/UARTECI R/UARTECI	chronou 000. D000 000. D000 00. E000 offset 0x000 R, type RO, R, type WO, R, type WO,	s Recei	0000.0000 0E 004, reset 0 004, reset 0 0000.0090	BE (0000.0000	PE	ſs)		RXFF		DA DA RXFE	ITA OE	BE		
JARTO I JARTO I JARTI I JARTZ I JARTRSI JARTRSI JARTRSI JARTRSI	sal Asyn base: 0x40 base: 0x40 base: 0x40 r/UARTECI R/UARTECI	Chronou 000.C000 000.D000 00.E000 offset 0x000 R, type RO, R, type RO, ffset 0x018	s Recei 0, reset 0x0 offset 0x0 offset 0x0 , reset 0x0	0000.0000 OE 004, reset 0 004, reset 0 0000.0090 0x0000.0000	BE 0000.0000	PE	ſs)		RXFF		DA DA RXFE	ITA OE ITA BUSY	BE		
JARTO I JARTO I JARTI I JARTZ I JARTRSI JARTRSI JARTRSI JARTRSI	sal Asyn base: 0x40 base: 0x40 base: 0x40 r/UARTECI R/UARTECI	Chronou 000.C000 000.D000 00.E000 offset 0x000 R, type RO, R, type RO, ffset 0x018	s Recei 0, reset 0x0 offset 0x0 offset 0x0 , reset 0x0	0000.0000 0E 004, reset 0 004, reset 0 0000.0090	BE 0000.0000	PE	ſs)		RXFF		DA DA RXFE	ITA OE ITA BUSY	BE		
JARTO I JARTO I JARTI I JARTZ I JARTOR JARTRSI JARTRSI JARTRSI JARTRSI	sal Asyn base: 0x40 base: 0x40 base: 0x40 r/UARTECI R/UARTECI	Chronou 000.C000 000.D000 00.E000 offset 0x000 R, type RO, R, type RO, ffset 0x018	s Recei 0, reset 0x0 offset 0x0 offset 0x0 , reset 0x0	0000.0000 OE 004, reset 0 004, reset 0 0000.0090 0x0000.0000	BE 0000.0000	PE	FE		RXFF		DA DA RXFE	ITA OE ITA BUSY	BE		
JARTO I JARTO I JARTO I JARTI I JARTI I JARTIRI JARTRSI JARTRSI JARTRSI JARTILP	sal Asyn base: 0x40 base: 0x40 base: 0x40 , type R/W, R/UARTECH R/UARTECH R/UARTECH R/UARTECH R/UARTECH R/UARTECH	Chronou 00.C000 00.E000 offset 0x000 R, type RO, R, type RO, ffset 0x018 /, offset 0x0 V, offset 0x0	s Recei	0000.0000 OE 004, reset 0 004, reset 0 0000.0090 0x0000.0000	BE 0000.0000 x0000.0000	PE	FE	TXFE	RXFF		DA DA RXFE	ITA OE ITA BUSY	BE		
JARTO I JARTO I JARTO I JARTI I JARTI I JARTIRI JARTRSI JARTRSI JARTRSI JARTILP	sal Asyn base: 0x40 base: 0x40 base: 0x40 , type R/W, R/UARTECH R/UARTECH R/UARTECH R/UARTECH R/UARTECH R/UARTECH	Chronou 00.C000 00.D000 00.E000 offset 0x000 R, type RO, R, type RO, R, type WO, ffset 0x018 /, offset 0x0 V, offset 0x0	s Recei	vers/Trai	BE 0000.0000 x0000.0000	PE	FE	TXFE	RXFF		DA DA RXFE	ITA OE ITA BUSY	BE		

31 15	30 14	29 13	28 12	27 11	26 10	25 9	24 8	23 7	22 6	21 5	20 4	19 3	18 2	17 1	16 0
	RH, type R/					9	0	/	0	5	4	3	2	1	0
UARILU	кп, туре кл	w, onset u	x020, reset		00										
								SPS	WI	.EN	FEN	STP2	EPS	PEN	BRK
UARTCT	L, type R/W	. offset 0x0)30. reset 0:	 x0000.0300								_			
-			,												
						RXE	TXE	LBE					SIRLP	SIREN	UARTEN
UARTIFL	S, type R/W	, offset 0x	034, reset 0	x0000.0012	2			1				1			
											RXIFLSEL	1		TXIFLSEL	
UARTIM,	type R/W, c	offset 0x03	8, reset 0x0	000.0000											
					OEIM	BEIM	PEIM	FEIM	RTIM	TXIM	RXIM				
UARTRIS	, type RO, o	offset 0x03	C, reset 0x	0000.000F											
					OERIS	BERIS	PERIS	FERIS	RTRIS	TXRIS	RXRIS				
UARTMIS	S, type RO,	offset 0x04	iu, reset 0xi	0000.0000											
					OEMIS	BEMIS	PEMIS	FEMIS	RTMIS	TXMIS	RXMIS				
	R, type W1C	offoot 0x/)44 react 0			DEIVIIS	FEIVIIS	FEIVIIS	RTIVIIS	T AIVIIS	RAIVIIS				
DANTION	, type wito	, onset ox	J44, Teset 0.		, 										
					OEIC	BEIC	PEIC	FEIC	RTIC	TXIC	RXIC				
UARTPer	iphID4, typ	e RO. offse	et 0xFD0. re	set 0x0000											
	1 7.31														
											PI	D4			
UARTPer	iphID5, typ	e RO, offse	et 0xFD4, re	set 0x0000	.0000			1							
											PI	D5			
UARTPer	riphID6, typ	e RO, offse	et 0xFD8, re	set 0x0000	.0000										
											PI	D6			
UARTPer	riphID7, typ	e RO, offse	et 0xFDC, re	eset 0x0000	0.0000										
											PI	D7			
UARTPer	riphID0, typ	e RO, offse	et 0xFE0, re	set 0x0000	.0011										
												D0			
	iphID1, typ	RO offor		sot 0x0000	0000			1			ΓI	50			
GANIFE	ірпівт, тур	e no, onse	. UNI E4, FO												
											PI	 D1			
UARTPer	iphID2, typ	e RO, offse	et 0xFE8. re	set 0x0000	.0018			1							
	, ., P	.,	,												
											PI	D2			
UARTPer	iphID3, typ	e RO, offse	et 0xFEC, re	eset 0x0000	0.0001		1								
											PI	D3			
UARTPC	ellID0, type	RO, offset	0xFF0, res	et 0x0000.0	000D										
											CI	D0			
UARTPC	ellID1, type	RO, offset	0xFF4, res	et 0x0000.0	00F0										
											CI	D1			

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
JARTPCe	ellID2, type	RO, offset	0xFF8, res	et 0x0000.0	005										
											С	ID2			
UARTPCe	ellID3, type	RO, offset	0xFFC, res	et 0x0000.0	00B1										
											C	ID3			
Synchr	ionous S	erial Inte	orfaco (S	2011											
SSI0 bas	se: 0x4000 se: 0x4000	0.8000		,01)											
SSICR0, t	ype R/W, o	ffset 0x000	, reset 0x0	000.000											
			S	CR				SPH	SPO	FI	RF		D	SS	
SSICR1, t	ype R/W, o	ffset 0x004	, reset 0x0	000.0000											
												000	110	005	1.04
		set 0x008,	rocot Ov00									SOD	MS	SSE	LBM
SSIDR, ty	perk/w, on	set uxuuo,	reset uxuu	0.0000											
							D	ATA							
SSISR, ty	pe RO, offs	et 0x00C, r	eset 0x000	0.0003											
	-														
											BSY	RFF	RNE	TNF	TFE
SSICPSR,	, type R/W,	offset 0x01	0, reset 0x	0000.0000				•				•			
											CPS	DVSR			
SSIIM, typ	be R/W, off	set 0x014, r	eset 0x000	0.0000											
												TXIM	RXIM	RTIM	RORIN
SSIRIS tu	ine RO, off	set 0x018, r		0.0008									RAIIVI	RTIN	KUKI
oontio, ty	pe ito, on	301 0 0 10, 1													
												TXRIS	RXRIS	RTRIS	RORR
SSIMIS, ty	ype RO, off	set 0x01C,	reset 0x00	00.0000				1							
												TXMIS	RXMIS	RTMIS	RORM
SSIICR, ty	ype W1C, o	ffset 0x020	, reset 0x0	000.0000											
														RTIC	RORI
	nID4, type F	RO, offset 0	xFD0, rese	t 0x0000.00	000							1			
SSIPeriph															
SSIPeriph											Р	ID4			
		O offeet 0		+ 0~0000 00	000										
	nID5, type F	RO, offset 0	xFD4, rese	t 0x0000.00	000										
	nID5, type F	RO, offset 0	xFD4, rese	t 0x0000.00	000						P	ID5			
SSIPeriph		RO, offset 0 RO, offset 0									P	ID5			
SSIPeriph											P	ID5			
SSIPeriph												ID5			
SSIPeriph SSIPeriph	nID6, type F		xFD8, rese	t 0x0000.00	000										
SSIPeriph SSIPeriph	nID6, type F	RO, offset 0	xFD8, rese	t 0x0000.00	000										
SSIPeriph SSIPeriph SSIPeriph	nID6, type F nID7, type F	RO, offset 0 RO, offset 0	xFD8, rese xFDC, rese	t 0x0000.00	000						P				
SSIPeriph SSIPeriph SSIPeriph	nID6, type F nID7, type F	RO, offset 0	xFD8, rese xFDC, rese	t 0x0000.00	000						P	ID6			

室19°L	.IVI351	138 14	之间												
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13				9	8	7	6	5	4	3	2	1	0
SIPeriph	ID1, type F	RO, offset (0xFE4, rese	t 0x0000.00	000			1				1			
											PI	 D1			
SIPerinh	ID2. type F	RO, offset (0xFF8, rese	t 0x0000.00)18										
				28 27 26 25 24 23 22 21 20 19 18 17 16 12 11 10 9 8 7 6 5 4 3 2 1 0 FE4, reset 0x0000.000											
SSIPeriph	ID3, type F	RO, offset (0xFEC, rese	et 0x0000.00	001			1							
											PI	D3			
SSIPCellI	D0, type R0	D, offset 0	kFF0, reset	0x0000.000	D										
											CI	D0			
SIPCellI	D1, type R0	D, offset 0	kFF4, reset	0x0000.00F	0										
					-						CI	וט			
SIPCeill	D2, type RC	J, onset 0	κ⊢⊢ö, reset	UXUUU0.000	5										
											CI	D2			
SSIPCellin	D3. type P0), offset ()	FFC, reset	0x0000 001	31										
	bo, type ne	5, 011501 07													
											CI	D3			
Inter-In	tearated		(I ² C) Inte	erface											
											SA				R/S
I2CMCS, t	ype RO, of	fset 0x004	, reset 0x00	000.000											
									BUSBSY	IDLE	ARBLST	DATACK	ADRACK	ERROR	BUSY
I2CMCS, t	type WO, o	ffset 0x004	4, reset 0x0	000.0000											
												ACK	STOP	STADT	DUN
	type R/W c	ffeet 0x00	8 reset 0v0										310	START	KON
201101(, (.ype 1000, c		0, 10301 070												
											DA	I ATA			
I2CMTPR,	type R/W,	offset 0x0	0C, reset 0x	x0000.0001				1							
											TF	PR			
2CMIMR,	type R/W,	offset 0x0 ⁴	10, reset 0x	0000.0000											
															IM
2CMRIS,	type RO, o	ffset 0x014	4, reset 0x0	000.0000				1							
															DIC
2000	type PO	ffeet 0v04	8, reset 0x0												сıл
20111113,	уре ко, о	MSEL UXU'I	o, reset 0X0	000.0000											
															MIS
2CMICR	type WO. c	offset 0x01	C, reset 0x0	0000.0000											
-,			,												
															IC

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
2CMCR, t	ype R/W, o	offset 0x020), reset 0x0	000.000											
										SFE	MFE				LPB
nter-Int	tegrated	I Circuit	(I ² C) Inte	erface											
² C Slav	/o		(* -)												
		0x4002.08	800												
		0x4002.18													
2CSOAR,	type R/W,	offset 0x00)0, reset 0x	0000.0000											
												OAR			
2CSCSR.	type RO.	offset 0x004	4. reset 0x0	000.0000											
,	., .,		.,												
													FBR	TREQ	RREC
20000	tuno WO	offset 0x00	4 reast 0x1										1 BIX	ITTLE	TUNE
20303R,	type wo,		4, 16561 0.1												
															DA
	544														DA
∠usuR, ty	ype R/W, c	ffset 0x008	, reset 0x0	000.0000											
											_				
											Di	ATA			
2CSIMR, 1	type R/W,	offset 0x00	C, reset 0x	0000.0000								1			
															IM
I2CSRIS, t	ype RO, o	ffset 0x010,	, reset 0x00	000.000											
															RIS
I2CSMIS, t	type RO, o	ffset 0x014	, reset 0x0	000.0000											
															MIS
2CSICR, t	type WO, c	offset 0x018	, reset 0x0	000.0000								1			
			-												
															IC
A	0														
	Compa														
ACMIS, ty	pe R/W1C	offset 0x00	D, reset OxC	0000.0000				1				1			
													IN2	IN1	IN0
ACRIS, typ	pe RO, off	set 0x04, re	set 0x0000	.0000											
													IN2	IN1	IN0
ACINTEN,	type R/W,	offset 0x08	3, reset 0x0	000.000											
													IN2	IN1	IN0
ACREFCT	L, type R/	N, offset 0x	10, reset 0	x0000.0000											
						EN	RNG						VF	REF	
ACSTATO.	type RO.	offset 0x20,	reset 0x00	000.0000		1	1					1			
,	.,,														
														OVAL	
ACSTATA	type BO	offect 0-40	roest Autor	00.0000										O VAL	
	type KO,	offset 0x40,	, reset uxul	00.0000											
COTATI,															

				07		05				0.1		10	10	47	40
31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ACSTAT2,	, type RO, c	offset 0x60,	reset 0x00	000.0000											
														OVAL	
ACCTL0,	type R/W, c	offset 0x24,	reset 0x00	00.000											
				TOEN	ASI	RCP		TSLVAL	TS	SEN	ISLVAL	IS	EN	CINV	
ACCTL1,	type R/W, o	offset 0x44,	reset 0x00	00.000		-				-					
				TOEN	ASI	RCP		TSLVAL	TS	SEN	ISLVAL	IS	EN	CINV	
ACCTL2,	type R/W, o	offset 0x64,	reset 0x00	00.000											
				TOEN	ASI			TSLVAL		SEN	ISLVAL	10	EN	CINV	

查询"LM3S1138"供应商 C Ordering and Contact Information

C.1 Ordering Information




Table C-1. Part Ordering Information

Orderable Part Number	Description
LM3S1138-IQC50	Stellaris [®] LM3S1138 Microcontroller
LM3S1138-IQC50(T)	Stellaris [®] LM3S1138 Microcontroller

C.2 Company Information

Luminary Micro, Inc. designs, markets, and sells ARM Cortex-M3-based microcontrollers (MCUs). Austin, Texas-based Luminary Micro is the lead partner for the Cortex-M3 processor, delivering the world's first silicon implementation of the Cortex-M3 processor. Luminary Micro's introduction of the Stellaris® family of products provides 32-bit performance for the same price as current 8- and 16-bit microcontroller designs. With entry-level pricing at \$1.00 for an ARM technology-based MCU, Luminary Micro's Stellaris product line allows for standardization that eliminates future architectural upgrades or software tool changes.

Luminary Micro, Inc. 108 Wild Basin, Suite 350 Austin, TX 78746 Main: +1-512-279-8800 Fax: +1-512-279-8879 http://www.luminarymicro.com sales@luminarymicro.com

C.3 Support Information

For support on Luminary Micro products, contact:

support@luminarymicro.com +1-512-279-8800, ext. 3