FEATURES

- ESD protection:
 HBM EIA/JESD22-A114-A
 exceeds 2000 V
 MM EIA/JESD22-A115-A
 exceeds 200 V
 CDM EIA/JESD22-C101
 exceeds 1000 V
- · Balanced propagation delays
- All inputs have Schmitt-trigger actions
- Inputs accepts voltages higher than V_{CC}
- Specified from
 -40 to +85 and +125 °C.

DESCRIPTION

The 74AHCU04 is high-speed Si-gate CMOS devices and is pin compatible with low power Schottky TTL (LSTTL). It is specified in compliance with JEDEC standard No. 7A.

The 74AHCU04 is a general purpose hex inverter. Each of the six inverters is a single stage.

FUNCTION TABLE

See note 1.

INPUT nA	OUTPUT nY
L	Н
Н	L

Note

- 1. H = HIGH voltage level;
 - L = LOW voltage level.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; $t_r = t_f \le 3.0$ ns.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
t _{PHL} /t _{PLH}	propagation delay nA to nY	C _L = 15 pF; V _{CC} = 5 V	1.5	ns
Cı	input capacitance	$V_I = V_{CC}$ or GND	3.0	рF
Co	output capacitance		4.0	рF
C _{PD}	power dissipation capacitance	C _L = 50 pF; f = 1 MHz; notes 1 and 2	9.1	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

$$P_D = C_{PD} \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$
 where:

 f_i = input frequency in MHz;

f_o = output frequency in MHz;

$$\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs};$$

C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts.


2. The condition is $V_I = GND$ to V_{CC} .


PINNING


PIN	SYMBOL	DESCRIPTION
1, 3, 5, 9, 11 and 13	1A to 6A	data inputs
2, 4, 6, 8, 10 and 12	1Y to 6Y	data outputs
7	GND	ground (0 V)
14	V _{CC}	DC supply voltage


ORDERING INFORMATION

OUTSIDE NORTH	NORTH AMERICA	PACKAGES					
AMERICA	NORTH AWERICA	PINS	PACKAGE	MATERIAL	CODE		
74AHCU04D	74AHCU04D	14	SO	plastic	SOT108-1		
74AHCU04PW	74AHC04PW DH	14	TSSOP	plastic	SOT402-1		









1999 Sep 27

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{CC}	DC supply voltage		2.0	5.0	5.5	٧
V _I	input voltage		0	_	5.5	٧
Vo	output voltage		0	_	V _{CC}	٧
T _{amb}	operating ambient temperature range	see DC and AC characteristics per	-40	+25	+85	°C
		device	-40	+25	+125	°C
$t_r, t_f (\Delta t/\Delta f)$	input rise and fall rates	V _{CC} = 3.3 V ±0.3 V	_	_	100	ns/V
		V _{CC} = 5 V ±0.5 V	_	_	20	

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	мах.	UNIT
V _{CC}	DC supply voltage		-0.5	+7.0	٧
V _I	input voltage range		-0.5	+7.0	٧
I _{IK}	DC input diode current	V _I < -0.5 V; note 1	_	-20	mA
lok	DC output diode current	$V_{O} < -0.5 \text{ V or } V_{O} > V_{CC} + 0.5 \text{ V}; \text{ note 1}$	_	±20	mA
lo	DC output source or sink current	$-0.5 \text{ V} < \text{V}_{\text{O}} < \text{V}_{\text{CC}} + 0.5 \text{ V}$	_	±25	mA
Icc	DC V _{CC} or GND current		_	±75	mA
T _{stg}	storage temperature range		-65	+150	°C
P_D	power dissipation per package	for temperature range: -40 to +125 °C; note 2	-	500	mW

Notes

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. For SO packages: above 70 °C the value of P_D derates linearly with 8 mW/K. For TSSOP packages: above 60 °C the value of P_D derates linearly with 5.5 mW/K.

DC CHARACTERISTICS

Over recommended operating conditions; voltage are referenced to GND (ground = 0 V).

		TEST CONDITIONS		T _{amb} (°C)							
SYMBOL	PARAMETER	OTHER	V 00		25		-40 to +85		-40 to +125		UNIT
		OTHER	V _{CC} (V)	MIN.	TYP.	MAX.	MIN.	мах.	MIN.	MAX.	
V _{IH}	HIGH-level input		2.0	1.7	_	_	1.7	_	1.7	-	٧
	voltage		3.0	2.4	_	_	2.4	_	2.4	_	
			5.5	4.4	_	_	4.4	_	4.4	_	
V_{IL}	LOW-level input		2.0	_	_	0.3	_	0.3	_	0.3	٧
	voltage		3.0	_	_	0.6	_	0.6	_	0.6	
			5.5	_	_	1.1	_	1.1	_	1.1	
V_{OH}	HIGH-level output	$V_I = V_{IH}$ or V_{IL} ;	2.0	1.8	2.0	_	1.8	_	1.8	_	V
	voltage; all outputs	$I_{\rm O} = -50 \; \mu A$	3.0	2.7	3.0	_	2.7	_	2.7	_	
		4.5	4.0	4.5	_	4.0	_	4.0	_		
	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $I_O = -4.0$ mA	3.0	2.58	_	_	2.48	_	2.40	_	V
		$V_I = V_{IH}$ or V_{IL} ; $I_O = -8.0$ mA	4.5	3.94	_	_	3.8	_	3.7	_	
V_{OL}	LOW-level output	$V_I = V_{IH} \text{ or } V_{IL};$	2.0	_	0	0.2	_	0.2	-	0.2	٧
	voltage; all outputs	I _O = 50 μA	3.0	_	0	0.3	_	0.3	-	0.3]
			4.5	_	0	0.5	_	0.5	-	0.5]
	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL} ; $I_O = 4$ mA	3.0	_	_	0.36	_	0.44	_	0.55	V
		$V_I = V_{IH}$ or V_{IL} ; $I_O = 8 \text{ mA}$	4.5	_	_	0.36	_	0.44	_	0.55	
I _I	input leakage current	$V_I = V_{CC}$ or GND	5.5	_	_	0.1	_	1.0	-	2.0	μА
I _{OZ}	3-state output OFF current	$V_I = V_{IH}$ or V_{IL} ; $V_O = V_{CC}$ or GND	5.5	_	-	±0.25	_	±2.5	_	±10.0	μА
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	5.5	_	_	2.0	_	20	_	40	μА
Cı	input capacitance			_	3	10	_	10	_	10	рF

AC CHARACTERISTICS


 $GND = 0 \ V; \ t_r = t_f \leq 3.0 \ ns.$

	TEST CONDITIONS		T _{amb} (°C)								
SYMBOL	PARAMETER	WAVEFORMS		25			−40 to +85		-40 to +125		UNIT
	WAVEFORMS C	WAVEFORMS C _L MIN. TYP.	MAX.	MIN.	MAX.	MIN.	MAX.				
V _{CC} = 3.0 t	V _{CC} = 3.0 to 3.6 V ; note 1										
t _{PHL} /t _{PLH}	propagation	see Figs 5 and 6	15 pF	_	3.0	7.1	1.0	8.5	1.0	9.0	ns
	delay nA to nY		50 pF	_	4.3	10.6	1.0	12	1.0	13.5	ns
V _{CC} = 4.5 to 5.5 V ; note 2											
t _{PHL} /t _{PLH}	propagation	see Figs 5 and 6	15 pF	_	2.4	5.5	1.0	6.5	1.0	7.0	ns
	delay nA to nY		50 pF	_	3.5	7.0	1.0	8.0	1.0	9.0	ns

Notes


- 1. Typical values at $V_{CC} = 3.3 \text{ V}$.
- 2. Typical values at $V_{CC} = 5.0 \text{ V}$.

AC WAVEFORMS



V _I INPUT	V _M ⁽¹⁾	V _M ⁽¹⁾		
REQUIREMENTS	INPUT	OUTPUT		
GND to V _{CC}	50% V _{CC}	50% V _{CC}		

Fig.5 The input (nA) to output (nY) propagation delay.





TEST	S ₁		
t _{PLH} /t _{PHL}	open		
t _{PLZ} /t _{PZL}	V_{CC}		
t _{PHZ} /t _{PZH}	GND		


Fig.6 Load circuitry for switching times.


1999 Sep 27 7

TYPICAL TRANSFER CHARACTERISTICS









1999 Sep 27





Fig.11 Typical forward transconductance g_{fs} as a function of the supply voltage at $T_{amb} = 25 \, ^{\circ}C$.

APPLICATION INFORMATION

Some applications for the AHCU04 are:

- Linear amplifier (see Fig.12)
- In crystal oscillator design (see Fig.13)
- Astable multivibrator (see Fig.14).

All values given are typical unless otherwise specified.



 $Z_L > 10 \text{ k}\Omega; A_{OL} = 12 \text{ (typical)}$

$$A_{u} = -\frac{A_{OL}}{1 + \frac{R1}{R2}(1 + A_{OL})} ;$$

 $V_{0 \text{ max (p-p)}} \approx V_{CC} - 2 \text{ V centered at } \frac{1}{2}V_{CC}$


 $R1 \ge 3 \text{ k}\Omega, R2 \le 1 \text{ M}\Omega.$

Typical unity gain bandwidth product is 5 MHz.

 A_{OL} = open loop amplification.

 $A_u = voltage amplification.$

Fig.12 Used as a linear amplifier.



C1 = 47 pF (typical).

C2 = 33 pF (typical).

R1 = 1 to $10 \text{ M}\Omega$ (typical).

R2 optimum value depends on the frequency and required stability against changes in V_{CC} or average minimum I_{CC} (I_{CC} is typically 5 mA at I_{CC} = 5 V and f = 10 MHz).

Fig.13 Crystal oscillator configuration.

Table 1 External components for resonator (f < 1 MHz)


FREQUENCY (kHz)	R1 (MΩ)	R2 (k Ω)	C1 (pF)	C2 (pF)
10 to 15.9	22	220	56	20
16 to 24.9	22	220	56	10
25 to 54.9	22	100	56	10
55 to 129.9	22	100	47	5
130 to 199.9	22	47	47	5
200 to 349.9	10	47	47	5
350 to 600	10	47	47	5

Note

1. All values given are typical and must be used as an initial set-up.

Table 2 Optimum value for R2


FREQUENCY (kHz)	R2 (k Ω)	OPTIMUM FOR		
3	2.0	minimum required I _{CC}		
	8.0	minimum influence due to change in V _{CC}		
6	1.0	minimum required I _{CC}		
	4.7	minimum influence by V _{CC}		
10	0.5	minimum required I _{CC}		
	2.0	minimum influence by V _{CC}		
14	0.5	minimum required I _{CC}		
	1.0	minimum influence by V _{CC}		
>14	replace R2 by C3 with a typical value of 35 pF			



PACKAGE OUTLINES

SO14: plastic small outline package; 14 leads; body width 3.9 mm

SOT108-1




Note

1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.

OUTLINE	REFERENCES				EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT108-1	076E06S	MS-012AB				95-01-23 97-05-22

TSSOP14: plastic thin shrink small outline package; 14 leads; body width 4.4 mm

SOT402-1



Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

REFERENCES				EUROPEAN	ISSUE DATE
IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
	MO-153				-94-07-12 95-04-04
	IEC	IEC JEDEC	IEC JEDEC EIAJ	IEC JEDEC EIAJ	IEC JEDEC EIAJ PROJECTION

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our "Data Handbook IC26; Integrated Circuit Packages" (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering is not always suitable for surface mount ICs, or for printed-circuit boards with high population densities. In these situations reflow soldering is often used.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, infrared/convection heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 230 °C.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is **preferred** to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

 For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD			
PACKAGE	WAVE	REFLOW ⁽¹⁾		
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable		
HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable ⁽²⁾	suitable		
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable		
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable		
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable		

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

DEFINITIONS

Data sheet status			
Objective specification	This data sheet contains target or goal specifications for product development.		
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.		
Product specification	This data sheet contains final product specifications.		
Limiting values			
more of the limiting values not the device at these or at a	accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or nay cause permanent damage to the device. These are stress ratings only and operation any other conditions above those given in the Characteristics sections of the specification imiting values for extended periods may affect device reliability.		
Application information			
Where application information is given, it is advisory and does not form part of the specification.			

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.