


# Austin SuperLynx<sup>™</sup> II 12V SIP Non-isolated Power Modules: 8.3Vdc – 14Vdc input; 0.75Vdc to 5.5Vdc Output; 16A Output Current



## **Applications**

- Distributed power architectures
- Intermediate bus voltage applications
- Telecommunications equipment
- Servers and storage applications
- Networking equipment
- Enterprise Networks
- Latest generation IC's (DSP, FPGA, ASIC) and Microprocessor powered applications

#### **Features**

- Compliant to RoHS EU Directive 2002/95/EC (-Z versions)
- Compliant to ROHS EU Directive 2002/95/EC with lead solder exemption (non-Z versions)
- Flexible output voltage sequencing EZ-SEQUENCE<sup>TM</sup>
- Delivers up to 16A output current
- High efficiency 92% at 3.3V full load (V<sub>IN</sub> = 12.0V)
- Small size and low profile:

50.8 mm x 12.7 mm x 8.1 mm (2.00 in x 0.5 in x 0.32 in)

- Low output ripple and noise
- Constant switching frequency (300KHz)
- High Reliability:

Calculated MTBF = 9.2M hours at 25°C Full-load

- Programmable Output voltage
- Line Regulation: 0.3% (typical)
- Load Regulation: 0.4% (typical)
- Temperature Regulation: 0.4 % (typical)
- Remote On/Off
- Remote Sense
- Output overcurrent protection (non-latching)
- Wide operating temperature range (-40°C to 85°C)
- UL\* 60950-1Recognized, CSA<sup>†</sup> C22.2 No. 60950-1-03 Certified, and VDE<sup>‡</sup> 0805:2001-12 (EN60950-1) Licensed
- ISO\*\* 9001 and ISO 14001 certified manufacturing facilities

#### **Description**

Austin SuperLynx<sup>TM</sup> II 12V SIP (single in-line package) power modules are non-isolated dc-dc converters that can deliver up to 16A of output current with full load efficiency of 92% at 3.3V output. These modules provide a precisely regulated output voltage programmable via an external resistor from 0.75Vdc to 5.0Vdc over a wide range of input voltage (V<sub>IN</sub> = 8.3 – 14Vdc). Austin SuperLynx<sup>TM</sup> II has a sequencing feature, EZ-SEQUENCE<sup>TM</sup> that enable designers to implement various types of output voltage sequencing when powering multiple modules on board. Their open-frame construction and small footprint enable designers to develop cost- and space-efficient solutions.

<sup>\*</sup> UL is a registered trademark of Underwriters Laboratories, Inc.

CSA is a registered trademark of Canadian Standards Association

<sup>\*</sup> VDE is a trademark of Verband Deutscher Elektrotechniker e.V.
\*\* ISO is a registered trademark of the International Organization of Standards

#### **Absolute Maximum Ratings**

Stresses in excess of the absolute maximum ratings can cause permanent damage to the device. These are absolute stress ratings only, functional operation of the device is not implied at these or any other conditions in excess of those given in the operations sections of the data sheet. Exposure to absolute maximum ratings for extended periods can adversely affect the device reliability.

Parameter	Device	Symbol	Min	Max	Unit
Input Voltage	All	V <sub>IN</sub>	-0.3	15	Vdc
Continuous					
Sequencing voltage	All	Vseq	-0.3	$V_{\rm IN,max}$	Vdc
Operating Ambient Temperature	All	T <sub>A</sub>	-40	85	°C
(see Thermal Considerations section)					
Storage Temperature	All	T <sub>stg</sub>	-55	125	°C

## **Electrical Specifications**

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions.

Parameter	Device	Symbol	Min	Тур	Max	Unit
Operating Input Voltage	V <sub>o,set</sub> ≤ 3.63	V <sub>IN</sub>	8.3	12.0	14.0	Vdc
	V <sub>o,set</sub> > 3.63	V <sub>IN</sub>	8.3	12.0	13.2	Vdc
Maximum Input Current	All	I <sub>IN,max</sub>			10	Adc
$(V_{IN}=V_{IN, min} \text{ to } V_{IN, max}, I_O=I_{O, max})$						
Input No Load Current	Vo = 0.75Vdc	I <sub>IN,No load</sub>		40		mA
$(V_{IN} = V_{IN, nom}, Io = 0, module enabled)$	Vo = 5.0Vdc	I <sub>IN,No load</sub>		100		mA
Input Stand-by Current	All	I <sub>IN,stand-by</sub>		2		mA
$(V_{IN} = V_{IN, nom}, module disabled)$						
Inrush Transient	All	l²t			0.4	A <sup>2</sup> s
Input Reflected Ripple Current, peak-to-peak (5Hz to 20MHz, 1µH source impedance; V <sub>IN</sub> =10V to 14V, I₀= I <sub>Omax</sub> ; See Test configuration section)	All			30		mAp-p
Input Ripple Rejection (120Hz)	All			30		dB

#### CAUTION: This power module is not internally fused. An input line fuse must always be used.

This power module can be used in a wide variety of applications, ranging from simple standalone operation to being part of a complex power architecture. To preserve maximum flexibility, internal fusing is not included, however, to achieve maximum safety and system protection, always use an input line fuse. The safety agencies require a fast-acting fuse with a maximum rating of 15 A (see Safety Considerations section). Based on the information provided in this data sheet on inrush energy and maximum dc input current, the same type of fuse with a lower rating can be used. Refer to the fuse manufacturer's data sheet for further information.

# **Electrical Specifications** (continued)

(V <sub>N=Ric,min.</sub> lo=lo,min. T <sub>A</sub> =25°C)         All         V <sub>O,mit</sub> -2.5%         —         +3.5%         % V <sub>O,mit</sub> Output Voltage (Cover all operating input voltage, resistive load, and temperature conditions until end of title)         All         V <sub>O,mit</sub> -2.5%         —         +3.5%         % V <sub>O,mit</sub> Adjustment Range Selected by an external resistor         All         V <sub>O</sub> 0.7525         5.5         Vdc           Output Regulation Line (V <sub>N</sub> =V <sub>N,min.</sub> to V <sub>N,min</sub> )         All         —         0.4         —         % V <sub>O,mit</sub> Temperature (T <sub>mi</sub> =T <sub>A,min</sub> to T <sub>A,min</sub> )         All         —         0.4         —         % V <sub>O,mit</sub> Cout = 1µF ceramic/10µFtantalum capacitors)         All         —         0.4         —         % V <sub>O,mit</sub> RMS (SHz to 20MHz bandwidth)         V <sub>O</sub> ≤ 3.63         —         12         30         mV <sub>min</sub> Peak-to-Peak (SHz to 20MHz bandwidth)         V <sub>O</sub> ≤ 3.63         —         12         30         mV <sub>min</sub> External Capacitance         ESR 21 mΩ         All         C <sub>O,min</sub> —         —         1000         µF           ESR 21 mΩ         All         I <sub>O,min</sub> —         —         1000         µF           ESR 2	Parameter	Device	Symbol	Min	Тур	Max	Unit
Output Voltage (Over all operating input voltage, resistive load, and temperature conditions until end of life)         All         V <sub>0, set</sub> -2.5%         —         +3.5%         % V <sub>0, set</sub> Adjustment Range Selected by an external resistor         All         V <sub>0</sub> 0.7525         5.5         Vdc           Output Regulation Line (N <sub>xx</sub> -N <sub>x, set</sub> to V <sub>x, set</sub> )         All         —         0.4         —         % V <sub>0, set</sub> Load (I <sub>x</sub> -I <sub>x, set</sub> )         All         —         0.4         —         % V <sub>0, set</sub> Temperature (T <sub>xx</sub> -T <sub>A, set</sub> to I <sub>x</sub> to I <sub>x</sub> )         All         —         0.4         —         % V <sub>0, set</sub> Output Regulation         All         —         0.4         —         % V <sub>0, set</sub> Temperature (T <sub>xx</sub> -T <sub>A, set</sub> to I <sub>x</sub> —         0.4         —         % V <sub>0, set</sub> Uptut Regulation         All         —         0.4         —         % V <sub>0, set</sub> Cout = 1µt Ceramic/10pEntatura capacitors)         RMS (SHz to 20MHz bandwidth)         V <sub>0</sub> ≤ 3.63         —         12         30         mV <sub>ms</sub> RMS (SHz to 20MHz bandwidth)         V <sub>0</sub> ≤ 3.63         —         70         100         mV <sub>ms</sub> <t< td=""><td>Output Voltage Set-point</td><td>All</td><td>V<sub>O, set</sub></td><td>-2.0</td><td>V<sub>O, set</sub></td><td>+2.0</td><td>% V<sub>O, set</sub></td></t<>	Output Voltage Set-point	All	V <sub>O, set</sub>	-2.0	V <sub>O, set</sub>	+2.0	% V <sub>O, set</sub>
Over all operating input voltage, resistive load, and temperature conditions until end of life)         All         Vo         0.7525         5.5         Vdc           Adjustment Range         All         Vo         0.7525         5.5         Vdc           Selected by an external resistor         All         Vo         0.7525         5.5         Vdc           Undput Ripple and Notes on nominal output (V <sub>in</sub> =V <sub>N, man</sub> to lo <sub>max</sub> )         All         —         0.4         —         % Vo, set           Cout = 1 µF ceramici/10µFtantalum capacitors)         RMS (SHz to 20MHz bandwidth)         Vo ≤ 3.63         —         12         30         mV <sub>max</sub> Peak-to-Peak (SHz to 20MHz bandwidth)         Vo ≤ 3.63         —         12         30         mV <sub>max</sub> Peak-to-Peak (SHz to 20MHz bandwidth)         Vo ≤ 3.63         —         12         30         mV <sub>max</sub> Peak-to-Peak (SHz to 20MHz bandwidth)         Vo ≤ 3.63         —         12         30         mV <sub>max</sub> External Capacitance         ESR ≥ 1mΩ         All         Co, max         —         1000         μF           External Capacitance         ESR ≥ 1mΩ         All         Co, max         —         1000         μF           Cutput Current         All         I,	$(V_{IN}=_{IN, min}, I_{O}=I_{O, max}, T_{A}=25^{\circ}C)$						
Adjustment Range Adju	Output Voltage	All	V <sub>O, set</sub>	-2.5%	_	+3.5%	% V <sub>O, set</sub>
Selected by an external resistor  Output Regulation  Load (lo=lo, mn to lo, max)  Load (lo=lo, mn to lo, max)  All							
Output Regulation         Line ⟨N <sub>In</sub> =V <sub>N,men</sub> to V <sub>Nt,men</sub> ⟩         All         —         0.3         —         % V <sub>O, set</sub> Load (I <sub>0</sub> =I <sub>O,min</sub> to V <sub>D,min</sub> )         All         —         0.4         —         % V <sub>O, set</sub> Output Ripple and Noise on nominal output (V <sub>N=</sub> V <sub>N,men</sub> and I <sub>O</sub> =I <sub>O,min</sub> to I <sub>O,min</sub> to I <sub>O,min</sub> All         —         0.4         —         % V <sub>O, set</sub> Cout = 1µF ceramic/10µF tantalum capacitors)         RMS (SHz to 20MHz bandwidth)         Vo ≤ 3.63         —         12         30         mV <sub>min</sub> Peak-to-Peak (SHz to 20MHz bandwidth)         Vo ≤ 3.63         —         30         75         mV <sub>pk,pk</sub> Peak-to-Peak (SHz to 20MHz bandwidth)         Vo = 5.0V         —         25         40         mV <sub>min</sub> Peak-to-Peak (SHz to 20MHz bandwidth)         Vo = 5.0V         —         70         100         mV <sub>min</sub> External Capacitance         ESR ≥ 1 mΩ         All         Co,max         —         —         1000         µF           ESR ≥ 1 mΩ         All         Co,max         —         —         5000         µF           Output Current Limit Inception (Hiccup Mode )         All         Io,min         —         180         —         % Io <t< td=""><td>Adjustment Range Selected by an external resistor</td><td>All</td><td>Vo</td><td>0.7525</td><td></td><td>5.5</td><td>Vdc</td></t<>	Adjustment Range Selected by an external resistor	All	Vo	0.7525		5.5	Vdc
Load (Ib=Io,min to Io, max)	Output Regulation						
Temperature (T <sub>mer</sub> T <sub>A,min</sub> to T <sub>A,max</sub> )  Output Ripple and Noise on nominal output (V <sub>H</sub> =V <sub>M1,com</sub> and I <sub>O</sub> =I <sub>O,min</sub> to I <sub>O,max</sub> Cout = 1 μF ceramic/10μFtantalum capacitors)  RMS (SHz to 20MHz bandwidth)  Peak-to-Peak (SHz to 20MHz bandwidth)  Vo ≤ 3.63  RMS (SHz to 20MHz bandwidth)  Peak-to-Peak (SHz to 20MHz bandwidth)  Vo = 5.0V  Peak-to-Peak (SHz to 20MHz bandwidth)  Vo = 5.0V  To 100  MV <sub>d+pk</sub> External Capacitance  ESR ≥ 1 mΩ  All  Co,max  ———————————————————————————————————	Line ( $V_{IN}=V_{IN, min}$ to $V_{IN, max}$ )	All		_	0.3	_	% V <sub>O, set</sub>
Output Ripple and Noise on nominal output (V <sub>xx</sub> =V <sub>bi, rom</sub> and I <sub>o</sub> =I <sub>o, min</sub> to I <sub>o, max</sub> Cout = 1µF ceramic/10µFlantalum capacitors)         Vo ≤ 3.63         —         12         30         mV <sub>min</sub> RMS (6Hz to 20MHz bandwidth)         Vo ≤ 3.63         —         30         75         mV <sub>pix-pix</sub> RMS (6Hz to 20MHz bandwidth)         Vo ≤ 3.63         —         30         75         mV <sub>pix-pix</sub> RMS (6Hz to 20MHz bandwidth)         Vo = 5.0V         —         25         40         mV <sub>mix-pix</sub> External Capacitance         ESR ≥ 1 mΩ         All         Co, max         —         —         1000         µF           ESR ≥ 1 mΩ         All         Co, max         —         —         1000         µF           ESR ≥ 1 mΩ         All         I₀         0         16         Adc           Output Current         All         I₀         0         16         Adc           Output Short-Circuit Current         All         I₀         0         16         Adc           (Vo_25250mV) ( Hiccup Mode )         Vo_set = 0.75Vdc         η         79.0         %           Efficiency         Vo_set = 1.2Vdc         η         85.0         %           V <sub>0.set</sub> = 1.8Vdc         η	Load ( $I_O=I_{O, min}$ to $I_{O, max}$ )	All		_	0.4	_	% V <sub>O, set</sub>
(V <sub>IN</sub> =V <sub>IN, roam</sub> and I <sub>O</sub> =I <sub>O, max</sub> to I <sub>O, max</sub> Cout = 1µF ceramic//10µFtantalum capacitors)         VO ≤ 3.63         —         12         30         mV <sub>max</sub> Peak-to-Peak (5Hz to 20MHz bandwidth)         VO ≤ 3.63         —         30         75         mV <sub>pk-pk</sub> RMS (5Hz to 20MHz bandwidth)         Vo ≤ 5.0V         —         25         40         mV <sub>ms</sub> Peak-to-Peak (5Hz to 20MHz bandwidth)         Vo = 5.0V         —         25         40         mV <sub>ms</sub> External Capacitance         ESR ≥ 1 mΩ         All         Co, max         —         —         1000         µF           ESR ≥ 1 mΩ         All         Co, max         —         —         5000         µF           Output Current         All         I <sub>0</sub> 0         16         Adc           Output Current Limit Inception (Hiccup Mode)         All         I <sub>0</sub> , sic         —         180         —         % I <sub>0</sub> CV <sub>0</sub> = 90% of V <sub>0</sub> , sid         V <sub>0</sub> , sid         0.75Vdc         η         79.0         %         Adc           Output Christ-Circuit Current         All         I <sub>0</sub> , sic         —         3         —         Adc           V <sub>0</sub> ≤ 250mV) ( Hiccup Mode )         V <sub>0</sub> , sic         1.2Vd	Temperature ( $T_{ref}=T_{A, min}$ to $T_{A, max}$ )	All		_	0.4	_	% V <sub>O, set</sub>
Cout = 1μF ceramic//10μFtantalum capacitors)         No ≤ 3.63         —         12         30         mV <sub>ms</sub> RMS (5Hz to 20MHz bandwidth)         Vo ≤ 3.63         —         30         75         mV <sub>pk-pk</sub> RMS (5Hz to 20MHz bandwidth)         Vo ≤ 5.0V         —         25         40         mV <sub>ms</sub> Peak-to-Peak (5Hz to 20MHz bandwidth)         Vo = 5.0V         —         70         100         mV <sub>pm-pk</sub> External Capacitance         ESR ≥ 1 mΩ         All         Co, max         —         —         1000         μF           Output Current         All         Co, max         —         —         5000         μF           Output Short-Circuit Limit Inception (Hiccup Mode)         All         Io, se         —         180         —         96 lo           Output Short-Circuit Current         All         Io, se         —         3         —         Adc           V(v <sub>2</sub> =250mV) ( Hiccup Mode )         Vo, set = 1.2Vdc         η         85.0         %         6           Efficiency         Vo, set = 1.2Vdc         η         85.0         %         6           V <sub>N</sub> =V <sub>N</sub> , nom, T <sub>A</sub> =25°C         V <sub>O, set</sub> = 1.5Vdc         η         87.0         %           V <sub></sub>	Output Ripple and Noise on nominal output						
RMS (5Hz to 20MHz bandwidth)	( $V_{IN}$ = $V_{IN, nom}$ and $I_{O}$ = $I_{O, min}$ to $I_{O, max}$						
RMS (5Hz to 20MHz bandwidth) Peak-to-Peak (5Hz to 20MHz bandwidth) Vo ≤ 3.63 RMS (5Hz to 20MHz bandwidth) Vo = 5.0V Peak-to-Peak (6Hz to 20MHz bandwidth) Peak Deviation Pea	Cout = 1µF ceramic//10µFtantalum capacitors)						
RMS (5Hz to 20MHz bandwidth)  Peak-to-Peak (5Hz to 20MHz bandwidth)  Vo = 5.0V  RMS (5Hz to 20MHz bandwidth)  Vo = 5.0V  Vo = 5.0V  Vo = 5.0V  RMV <sub>ms</sub> Peak-to-Peak (5Hz to 20MHz bandwidth)  External Capacitance  ESR ≥ 1 mΩ  All  Co, max  Co, ma	RMS (5Hz to 20MHz bandwidth)	Vo ≤ 3.63		_	12	30	mV <sub>rms</sub>
RMS (5Hz to 20MHz bandwidth)   Vo = 5.0V   Vo = 5.0V   Vo = 5.0V   Peak-to-Peak (5Hz to 20MHz bandwidth)   Vo = 5.0V   Vo =	Peak-to-Peak (5Hz to 20MHz bandwidth)	Vo ≤ 3.63		_	30	75	mV <sub>nk nk</sub>
Peak-to-Peak (5Hz to 20MHz bandwidth)         Vo = 5.0V         —         70         100         mV <sub>pk-pk</sub> External Capacitance         ESR ≥ 1 mΩ         All         Co, max         —         —         1000         µF           ESR ≥ 10 mΩ         All         Co, max         —         —         5000         µF           Output Current         All         I₀         0         16         Adc           Output Short-Circuit Current         All         I₀, sic         —         3         —         Adc           (Vo_5250mV) ( Hiccup Mode )         Vo, set = 0.75Vdc         η         79.0         %           Efficiency         Vo, set = 1.2Vdc         η         85.0         %           V <sub>IN</sub> = V <sub>RN, norm</sub> , T <sub>A</sub> =25°C         Vo, set = 1.5Vdc         η         87.0         %           V <sub>O, set</sub> = 1.8Vdc         η         88.0         %         %           V <sub>O, set</sub> = 2.5Vdc         η         90.5         %         %           V <sub>O, set</sub> = 3.3Vdc         η         92.0         %         %           Switching Frequency         All         f <sub>gw</sub> —         300         —         kHz           Dynamic Load Response         (dlo/dt=2.5A/µs; V <sub>IN</sub> =	,	Vo = 5.0V		_			
External Capacitance  ESR ≥ 1 mΩ  ESR ≥ 10 mΩ  All  Co, max  All  Co, max  — — — — — — — — — — — — — — — — — —	,	Vo = 5.0V		_			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	· · · · · · · · · · · · · · · · · · ·						ph ph
Output Current         All         Io         0         16         Adc           Output Current Limit Inception (Hiccup Mode )         All         Io, IIm         —         180         —         % Io           Output Short-Circuit Current (VoS250mV) (Hiccup Mode )         All         Io, Io, Io         —         3         —         Adc           Efficiency         Vo, Set = 0.75Vdc (VoS250mV) (Hiccup Mode )         Io,	·	All	C <sub>O, max</sub>	_	_	1000	μF
Output Current Limit Inception (Hiccup Mode )         All         I <sub>O, lim</sub> —         180         —         % I <sub>O</sub> Output Short-Circuit Current (V <sub>O</sub> =90% of V <sub>O, set</sub> )         All         I <sub>O, s/c</sub> —         3         —         Adc           Efficiency         V <sub>O, set</sub> = 0.75Vdc         η         79.0         %           V <sub>IN</sub> = V <sub>IN, nom</sub> , T <sub>A</sub> =25°C         V <sub>O, set</sub> = 1.2Vdc         η         85.0         %           I <sub>O</sub> =I <sub>O, max</sub> , V <sub>O</sub> = V <sub>O, set</sub> V <sub>O, set</sub> = 1.8Vdc         η         87.0         %           V <sub>O, set</sub> = 1.8Vdc         η         88.0         %           V <sub>O, set</sub> = 2.5Vdc         η         90.5         %           V <sub>O, set</sub> = 3.3Vdc         η         92.0         %           V <sub>O, set</sub> = 5.0Vdc         η         94.0         %           Switching Frequency         All         f <sub>sw</sub> —         300         —         kHz           Dynamic Load Response         (dlo/dt=2.5A/μs; V <sub>IN</sub> = V <sub>IN, nom</sub> , T <sub>A</sub> =25°C)         All         V <sub>Pk</sub> —         200         —         mV           Load Change from lo= 50% to 100% of lo, max: 1μF ceramic// 10 μF tantalum         All         V <sub>Pk</sub> —         200         —         mV	ESR ≥ 10 mΩ	All	C <sub>O, max</sub>	_	_	5000	μF
(Vo= 90% of Vo_set)       All       Io_sec       —       3       —       Adc         (Vo=250mV) ( Hiccup Mode )       Vo_set = 0.75Vdc       η       79.0       %         Efficiency       Vo_set = 1.2Vdc       η       85.0       %         Vo_set = 1.2Vdc       η       85.0       %         Io=Io_max, Vo= Vo_set       Vo_set = 1.5Vdc       η       87.0       %         Vo_set = 1.8Vdc       η       88.0       %         Vo_set = 2.5Vdc       η       90.5       %         Vo_set = 3.3Vdc       η       92.0       %         Vo_set = 5.0Vdc       η       94.0       %         Switching Frequency       All       fsw       —       300       —       kHz         Dynamic Load Response       (dlo/dt=2.5A/µs; ViN = ViN, nom; TA=25°C)       All       Vpk       —       200       —       mV         Load Change from lo=50% to 100% of lo,max; 1µF ceramic// 10 µF tantalum       All       ts       —       25       —       µs         Heak Deviation       All       Vpk       —       200       —       mV	Output Current	All	Io	0		16	Adc
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output Current Limit Inception (Hiccup Mode )	All	I <sub>O, lim</sub>	_	180	_	% I <sub>o</sub>
Efficiency	$(V_O = 90\% \text{ of } V_{O, \text{ set}})$						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output Short-Circuit Current	All	I <sub>O, s/c</sub>	_	3	_	Adc
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$(V_0 \le 250 \text{mV})$ ( Hiccup Mode )						
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	Efficiency	V <sub>O, set</sub> = 0.75Vdc	η		79.0		%
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$V_{IN} = V_{IN, nom}, T_A = 25$ °C	V <sub>O, set</sub> = 1.2Vdc	η		85.0		%
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	$I_O = I_{O, max}, V_O = V_{O, set}$	V <sub>O,set</sub> = 1.5Vdc	η		87.0		%
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		V <sub>O,set</sub> = 1.8Vdc	η		88.0		%
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$		V <sub>O,set</sub> = 2.5Vdc	η		90.5		%
Switching Frequency All $f_{sw}$ — 300 — kHz Dynamic Load Response (dlo/dt=2.5A/ $\mu$ s; $V_{lN}$ = $V_{lN, nom}$ ; $T_A$ =25°C) All $V_{pk}$ — 200 — mV Load Change from lo= 50% to 100% of lo,max; $1\mu$ F ceramic// 10 $\mu$ F tantalum Peak Deviation Settling Time (Vo<10% peak deviation) All $t_s$ — 25 — $\mu$ s (dlo/dt=2.5A/ $\mu$ s; $V_{lN}$ = $V_{lN, nom}$ ; $T_A$ =25°C) All $V_{pk}$ — 200 — mV Deak Deviation Peak Deviation		$V_{O,set}$ = 3.3Vdc	η		92.0		%
Dynamic Load Response $ (dIo/dt=2.5A/\mu s; V_{IN}=V_{IN,nom}; T_A=25^{\circ}C) \qquad AII \qquad V_{pk} \qquad \qquad 200 \qquad \qquad mV $ Load Change from Io= 50% to 100% of Io,max; 1 $\mu$ F ceramic// 10 $\mu$ F tantalum Peak Deviation $ Settling \ Time \ (Vo<10\% \ peak \ deviation) \qquad AII \qquad t_s \qquad \qquad 25 \qquad \qquad \mu s $ (dIo/dt=2.5A/ $\mu$ s; $V_{IN}=V_{IN,nom}$ ; $T_A=25^{\circ}C$ ) AII $V_{pk} \qquad \qquad 200 \qquad \qquad mV $ Load Change from Io= 100% to 50% of Io,max: 1 $\mu$ F ceramic// 10 $\mu$ F tantalum Peak Deviation		V <sub>O,set</sub> = 5.0Vdc	η		94.0		%
(dlo/dt=2.5A/ $\mu$ s; V <sub>IN</sub> = V <sub>IN, nom</sub> ; T <sub>A</sub> =25°C) All V <sub>pk</sub> — 200 — mV Load Change from lo= 50% to 100% of lo,max; 1 $\mu$ F ceramic// 10 $\mu$ F tantalum Peak Deviation Settling Time (Vo<10% peak deviation) All t <sub>s</sub> — 25 — $\mu$ s (dlo/dt=2.5A/ $\mu$ s; V <sub>IN</sub> = V <sub>IN, nom</sub> ; T <sub>A</sub> =25°C) All V <sub>pk</sub> — 200 — mV Load Change from lo= 100% to 50% of lo,max: 1 $\mu$ F ceramic// 10 $\mu$ F tantalum Peak Deviation	Switching Frequency	All	f <sub>sw</sub>	_	300	_	kHz
Load Change from lo= 50% to 100% of lo,max; $1\mu$ F ceramic// $10~\mu$ F tantalum  Peak Deviation  Settling Time (Vo<10% peak deviation)  (dlo/dt=2.5A/ $\mu$ s; $V_{IN} = V_{IN, nom}$ ; $T_A$ =25°C)  Load Change from lo= 100% to 50%of lo,max: $1\mu$ F ceramic// $10~\mu$ F tantalum  Peak Deviation	Dynamic Load Response						
Settling Time (Vo<10% peak deviation) All $t_s$ 25 $\mu s$ (dlo/dt=2.5A/ $\mu s$ ; $V_{lN}$ = $V_{lN, nom}$ ; $T_A$ =25°C) All $V_{pk}$ 200 $mV$ Load Change from lo= 100% to 50% of lo,max: 1 $\mu F$ ceramic// 10 $\mu F$ tantalum Peak Deviation	Load Change from lo= 50% to 100% of lo,max; 1 $\mu$ F ceramic// 10 $\mu$ F tantalum	All	$V_{pk}$	_	200	_	mV
(dlo/dt=2.5A/ $\mu$ s; V <sub>IN</sub> = V <sub>IN, nom</sub> ; T <sub>A</sub> =25°C) All V <sub>pk</sub> — 200 — mV Load Change from lo= 100% to 50% of lo,max: 1 $\mu$ F ceramic// 10 $\mu$ F tantalum Peak Deviation		All	to	_	25		IIS
Load Change from lo= 100% to 50%of lo,max:  1µF ceramic// 10 µF tantalum  Peak Deviation				_		_	•
	Load Change from Io= 100% to 50%of Io,max: 1 $\mu$ F ceramic// 10 $\mu$ F tantalum		- μκ				
Settling Time (vo<10% peak deviation) $ $ All $ $ $t_{\rm s}$ $ $ $  $ 25 $ $ $  $ $\mu {\rm s}$	Settling Time (Vo<10% peak deviation)	All	t <sub>s</sub>	_	25	_	μS

# **Electrical Specifications** (continued)

Parameter	Device	Symbol	Min	Тур	Max	Unit
Dynamic Load Response						
$(dIo/dt=2.5A/\mu s; V V_{IN} = V_{IN, nom}; T_A=25^{\circ}C)$	All	$V_{pk}$	_	100	_	mV
Load Change from lo= 50% to 100% of lo,max; Co = 2x150 µF polymer capacitors						
Peak Deviation						
Settling Time (Vo<10% peak deviation)	All	t <sub>s</sub>	_	50	_	μs
(dlo/dt=2.5A/ $\mu$ s; $V_{IN} = V_{IN, nom}$ ; $T_A$ =25°C)	All	$V_{pk}$	_	100	_	mV
Load Change from Io= 100% to 50%of Io,max: Co = 2x150 µF polymer capacitors						
Peak Deviation						
Settling Time (Vo<10% peak deviation)	All	ts	_	50	_	μs

# **General Specifications**

Parameter	Min	Тур	Max	Unit
Calculated MTBF (I <sub>O</sub> =I <sub>O, max</sub> , T <sub>A</sub> =25°C)	9,230,550			Hours
Telecordia SR-332 Issue 1: Method 1 Case 3				
Weight	_	5.6 (0.2)	_	g (oz.)

# **Feature Specifications**

Unless otherwise indicated, specifications apply over all operating input voltage, resistive load, and temperature conditions. See Feature Descriptions for additional information.

Parameter	Device	Symbol	Min	Тур	Max	Unit
On/Off Signal interface						
Device code with Suffix "4" - Positive logic						
(On/Off is open collector/drain logic input;						
Signal referenced to GND - See feature description						
Input High Voltage (Module ON)	All	ViH	_	_	$V_{\text{IN, max}}$	V
Input High Current	All	lін	_	_	10	μΑ
Input Low Voltage (Module OFF)	All	VIL	-0.2	_	0.3	V
Input Low Current	All	lıL	_	0.2	1	mA
Device Code with no suffix – Negative Logic						
(On/OFF pin is open collector/drain logic input with						
external pull-up resistor; signal referenced to GND)						
Input High Voltage (Module OFF)	All	ViH	2.5	_	$V_{\text{IN,max}}$	Vdc
Input High Current	All	Іін		0.2	1	mA
Input Low Voltage (Module ON)	All	VIL	-0.2	_	0.3	Vdc
Input low Current	All	lıL		_	10	μΑ
Turn-On Delay and Rise Times						
$(I_O = I_{O, max}, V_{IN} = V_{IN, nom}, T_A = 25  ^{\circ}C, )$						
Case 1: On/Off input is set to Logic Low (Module ON) and then input power is applied (delay from instant at which $V_{IN} = V_{IN, min}$ until Vo=10% of Vo,set)	All	Tdelay	_	3	_	msec
Case 2: Input power is applied for at least one second and then the On/Off input is set to logic Low (delay from instant at which Von/Off=0.3V until Vo=10% of Vo, set)	All	Tdelay	_	3	_	msec
Output voltage Rise time (time for Vo to rise from 10% of Vo,set to 90% of Vo, set)	All	Trise	_	4	6	msec
Output voltage overshoot – Startup				_	1	% V <sub>O, set</sub>
$I_0 = I_{0, max}$ ; $V_{IN} = 8.3$ to 14Vdc, $T_A = 25$ °C						
Sequencing Delay time						
Delay from $V_{\text{IN,}\text{min}}$ to application of voltage on SEQ pin	All	TSEQ-delay	10			msec
Tracking Accuracy (Power-Up: 2V/ms)	All	VSEQ -Vo		100	200	mV
(Power-Down: 1V/ms)	All	VSEQ -Vo		300	500	mV
(V <sub>IN, min</sub> to V <sub>IN, max</sub> ; I <sub>O, min</sub> to I <sub>O, max</sub> VSEQ < Vo)						
Overtemperature Protection	All	T <sub>ref</sub>	_	125	_	°C
(See Thermal Consideration section)						
Input Undervoltage Lockout						
Turn-on Threshold	All			7.9		V
Turn-off Threshold	All			7.8		V

94

#### **Characteristic Curves**

The following figures provide typical characteristics for the Austin SuperLynx<sup>™</sup> II 12V SIP modules at 25°C.




Figure 1. Converter Efficiency versus Output Current (Vout = 1.2Vdc).






Figure 4. Converter Efficiency versus Output Current (Vout = 2.5Vdc).



OUTPUT CURRENT,  $I_{\text{O}}$  (A) Figure 2. Converter Efficiency versus Output Current (Vout = 1.5Vdc).



OUTPUT CURRENT, I $_{0}$  (A) Figure 5. Converter Efficiency versus Output Current (Vout = 3.3Vdc).




Figure 3. Converter Efficiency versus Output Current (Vout = 1.8Vdc).




Figure 6. Converter Efficiency versus Output Current (Vout =5.0Vdc).

#### Characteristic Curves (continued)

The following figures provide typical characteristics for the SuperLynx<sup>TM</sup> II 12V SIP modules at 25°C.




Figure 7. Input Voltage vs. Input Current (Vo = 3.3 Vdc).




Figure 8. Typical Output Ripple and Noise (Vin = 12V dc, Vo = 2.5 Vdc, Io=16A).




Figure 9. Typical Output Ripple and Noise (Vin = 12V dc, Vo = 3.3Vdc, Io=16A).




Figure 10. Transient Response to Dynamic Load Change from 50% to 100% of full load (Vo = 3.3Vdc).




Figure 11. Transient Response to Dynamic Load Change from 100% to 50% of full load (Vo = 3.3Vdc).




Figure 12. Transient Response to Dynamic Load Change from 50% to 100% of full load (Vo =3.3Vdc, Cext =  $2x150 \mu F$  Polymer Capacitors).

#### Characteristic Curves (continued)

The following figures provide typical characteristics for the Austin SuperLynx<sup>™</sup> II 12V SIP modules at 25°C.




Figure 13. Transient Response to Dynamic Load Change from 100% of 50% full load (Vo = 3.3Vdc, Cext =  $2x150 \mu F$  Polymer Capacitors)




Figure 16. Typical Start-Up with application of Vin with low-ESR polymer capacitors at the output  $(7x150 \ \mu F)$  (Vin = 12Vdc, Vo = 5.0Vdc, Io = 16A, Co = 1050  $\mu F$ ).




Figure 14. Typical Start-Up Using Remote On/Off (Vin = 12Vdc, Vo = 5.0Vdc, Io =16A).




Figure 17. Typical Start-Up with Prebias (Vin = 12Vdc, Vo = 2.5Vdc, Io = 1A, Vbias =1.2 Vdc).




Figure 15. Typical Start-Up Using Remote On/Off with Low-ESR external capacitors (7x150uF Polymer) (Vin = 12Vdc, Vo = 5.0Vdc, Io = 16A, Co = 1050 $\mu$ F).





Figure 18. Output short circuit Current (Vin = 12Vdc, Vo = 0.75Vdc).

#### **Characteristic Curves** (continued)

The following figures provide thermal derating curves for the Austin SuperLynx<sup>™</sup> II 12V SIP modules.



AMBIENT TEMPERATURE,  $T_A$   $^{\circ}C$  Figure 19. Derating Output Current versus Local Ambient Temperature and Airflow (Vin = 12Vdc, Vo=0.75Vdc).




Figure 22. Derating Output Current versus Local Ambient Temperature and Airflow (Vin = 12dc, Vo=5.0 Vdc).




Figure 20. Derating Output Current versus Local Ambient Temperature and Airflow (Vin = 12Vdc, Vo=1.8 Vdc).






Figure 21. Derating Output Current versus Local Ambient Temperature and Airflow (Vin = 12Vdc, Vo=3.3 Vdc).

#### **Test Configurations**




NOTE: Measure input reflected ripple current with a simulated source inductance ( $L_{TEST}$ ) of 1µH. Capacitor  $C_S$  offsets possible battery impedance. Measure current as shown above

Figure 23. Input Reflected Ripple Current Test Setup.



NOTE: All voltage measurements to be taken at the module terminals, as shown above. If sockets are used then Kelvin connections are required at the module terminals to avoid measurement errors due to socket contact resistance.

Figure 24. Output Ripple and Noise Test Setup.



NOTE: All voltage measurements to be taken at the module terminals, as shown above. If sockets are used then Kelvin connections are required at the module terminals to avoid measurement errors due to socket contact resistance.

Figure 25. Output Voltage and Efficiency Test Setup.

Efficiency 
$$\eta = \frac{V_0. I_0}{V_{IN}. I_{IN}}$$
 x 100 %

### **Design Considerations**

#### **Input Filtering**

The Austin SuperLynx<sup>TM</sup> II 12V SIP module should be connected to a low-impedance source. A highly inductive source can affect the stability of the module. An input capacitance must be placed directly adjacent to the input pin of the module, to minimize input ripple voltage and ensure module stability.

In a typical application,  $6x47~\mu F$  low-ESR tantalum capacitors (AVX part #: TPSE476M025R0100,  $47\mu F$  25V 100 m $\Omega$  ESR tantalum capacitor) will be sufficient to provide adequate ripple voltage at the input of the module. To further minimize ripple voltage at the input, very low ESR ceramic capacitors are recommended at the input of the module. Figure 26 shows input ripple voltage (mVp-p) for various outputs with  $6x47~\mu F$  tantalum capacitors and with  $6x22~\mu F$  ceramic capacitor (TDK part #: C4532X5R1C226M) at full load.




Figure 26. Input ripple voltage for various output with 6x47 μF tantalum capacitors and with 6x22 μF ceramic capacitors at the input (full load).

#### **Design Considerations** (continued)

#### **Output Filtering**

The Austin SuperLynx<sup>TM</sup> II 12V SIPmodule is designed for low output ripple voltage and will meet the maximum output ripple specification with 1  $\mu$ F ceramic and 10  $\mu$ F tantalum capacitors at the output of the module. However, additional output filtering may be required by the system designer for a number of reasons. First, there may be a need to further reduce the output ripple and noise of the module. Second, the dynamic response characteristics may need to be customized to a particular load step change.

To reduce the output ripple and improve the dynamic response to a step load change, additional capacitance at the output can be used. Low ESR polymer and ceramic capacitors are recommended to improve the dynamic response of the module. For stable operation of the module, limit the capacitance to less than the maximum output capacitance as specified in the electrical specification table.

#### **Safety Considerations**

For safety agency approval the power module must be installed in compliance with the spacing and separation requirements of the end-use safety agency standards, i.e., UL 60950-1, CSA C22.2 No. 60950-1-03, and VDE 0850:2001-12 (EN60950-1) Licensed.

For the converter output to be considered meeting the requirements of safety extra-low voltage (SELV), the input must meet SELV requirements. The power module has extra-low voltage (ELV) outputs when all inputs are ELV.

The input to these units is to be provided with a fastacting fuse with a maximum rating of 6A in the positive input lead.

#### **Feature Description**

#### Remote On/Off

Austin SuperLynx<sup>TM</sup> II 12V SIP power modules feature an On/Off pin for remote On/Off operation. Two On/Off logic options are available in the Austin SuperLynx<sup>TM</sup> II series modules. Positive Logic On/Off signal, device code suffix "4", turns the module ON during a logic High on the On/Off pin and turns the module OFF during a logic Low. Negative logic On/Off signal, no device code suffix, turns the module OFF during logic High and turns the module ON during logic Low.

For positive logic modules, the circuit configuration for using the On/Off pin is shown in Figure 27. The On/Off pin is an open collector/drain logic input signal (Von/Off) that is referenced to ground. During a logic-high (On/Off pin is pulled high internal to the module) when the transistor Q1 is in the Off state, the power module is ON. Maximum allowable leakage current of the transistor when Von/off =  $V_{\text{IN},\text{max}}$  is  $10\mu\text{A}$ . Applying a logic-low when the transistor Q1 is turned-On, the power module is OFF. During this state VOn/Off must be less than 0.3V. When not using positive logic On/off pin, leave the pin unconnected or tie to  $V_{\text{IN}}$ 




Figure 27. Circuit configuration for using positive logic On/OFF.

For negative logic On/Off devices, the circuit configuration is shown is Figure 28. The On/Off pin is pulled high with an external pull-up resistor (typical  $R_{pull-up}$  = 68k, +/- 5%). When transistor Q1 is in the Off state, logic High is applied to the On/Off pin and the power module is Off. The minimum On/off voltage for logic High on the On/Off pin is 2.5 Vdc. To turn the module ON, logic Low is applied to the On/Off pin by turning ON Q1. When not using the negative logic On/Off, leave the pin unconnected or tie to GND.




Figure 28. Circuit configuration for using negative logic On/OFF.

#### **Overcurrent Protection**

To provide protection in a fault (output overload) condition, the unit is equipped with internal current-limiting circuitry and can endure current limiting continuously. At the point of current-limit inception, the unit enters hiccup mode. The unit operates normally once the output current is brought back into its specified range. The typical average output current during hiccup is 3A.

#### **Input Undervoltage Lockout**

At input voltages below the input undervoltage lockout limit, module operation is disabled. The module will begin to operate at an input voltage above the undervoltage lockout turn-on threshold.

#### **Overtemperature Protection**

To provide protection in a fault condition, the unit is equipped with a thermal shutdown circuit. The unit will shutdown if the thermal reference point  $T_{\rm ref}$ , exceeds  $125^{\circ}C$  (typical), but the thermal shutdown is not intended as a guarantee that the unit will survive temperatures beyond its rating. The module will automatically restarts after it cools down.

#### Feature Descriptions (continued)

#### **Output Voltage Programming**

The output voltage of the Austin SuperLynx<sup>TM</sup> II 12V can be programmed to any voltage from 0.75Vdc to 5.5Vdc by connecting a resistor (shown as *Rtrim* in Figure 29) between the Trim and GND pins of the module. Without an external resistor between the Trim and GND pins, the output of the module will be 0.7525Vdc. To calculate the value of the trim resistor, *Rtrim* for a desired output voltage, use the following equation:

$$Rtrim = \left[ \frac{10500}{Vo - 0.7525} - 1000 \right] \Omega$$

Rtrim is the external resistor in  $\Omega$ 

Vo is the desired output voltage

For example, to program the output voltage of the Austin SuperLynx<sup>TM</sup> II module to 1.8V, *Rtrim* is calculated as follows:

$$Rtrim = \left[ \frac{10500}{1.8 - 0.75} - 1000 \right]$$

$$Rtrim = 9.024k\Omega$$




Figure 29. Circuit configuration to program output voltage using an external resistor

Table 1 provides *Rtrim* values for most common output voltages.

Table 1

V <sub>O, set</sub> (V)	Rtrim (KΩ)
0.7525	Open
1.2	22.46
1.5	13.05
1.8	9.024
2.5	5.009
3.3	3.122
5.0	1.472

By using 1% tolerance trim resistor, set point tolerance of ±2% is achieved as specified in the electrical specification. The POL Programming Tool, available at www.lineagepower.com under the Design Tools section, helps determine the required external trim resistor needed for a specific output voltage.

The amount of power delivered by the module is defined as the voltage at the output terminals multiplied by the output current. When using the trim feature, the output voltage of the module can be increased, which at the same output current would increase the power output of the module. Care should be taken to ensure that the maximum output power of the module remains at or below the maximum rated power ( $P_{\text{max}} = V_{\text{o.set}} \times I_{\text{o.max}}$ ).

#### **Voltage Margining**

Output voltage margining can be implemented in the Austin SuperLynx<sup>TM</sup> II modules by connecting a resistor, R<sub>margin-up</sub>, from the Trim pin to the ground pin for margining-up the output voltage and by connecting a resistor, R<sub>margin-down</sub>, from the Trim pin to the Output pin for margining-down. Figure 30 shows the circuit configuration for output voltage margining. The POL Programming Tool, available at www.lineagepower.com under the Design Tools section, also calculates the values of R<sub>margin-up</sub> and R<sub>margin-down</sub> for a specific output voltage and % margin. Please consult your local Lineage Power technical representative for additional details.




Figure 30. Circuit Configuration for margining Output voltage.

#### Feature Descriptions (continued)

#### **Voltage Sequencing**

Austin SuperLynx<sup>TM</sup> II 12V series of modules include a sequencing feature, EZ-SEQUENCE<sup>TM</sup> that enables users to implement various types of output voltage sequencing in their applications. This is accomplished via an additional sequencing pin. When not using the sequencing feature, either tie the SEQ pin to VIN or leave it unconnected.

When an analog voltage is applied to the SEQ pin, the output voltage tracks this voltage until the output reaches the set-point voltage. The SEQ voltage must be set higher than the set-point voltage of the module. The output voltage follows the voltage on the SEQ pin on a one-to-one volt basis. By connecting multiple modules together, customers can get multiple modules to track their output voltages to the voltage applied on the SEQ pin.

For proper voltage sequencing, first, input voltage is applied to the module. The On/Off pin of the module is left unconnected (or tied to GND for negative logic modules or tied to VIN for positive logic modules) so that the module is ON by default. After applying input voltage to the module, a minimum of 10msec delay is required before applying voltage on the SEQ pin. During this time, potential of 50mV (± 10 mV) is maintained on the SEQ pin. After 10msec delay, an analog voltage is applied to the SEQ pin and the output voltage of the module will track this voltage on a one-to-one volt bases until output reaches the set-point voltage. To initiate simultaneous shutdown of the modules, the SEQ pin voltage is lowered in a controlled manner. Output voltage of the modules tracks the voltages below their set-point voltages on a one-to-one basis. A valid input voltage must be maintained until the tracking and output voltages reach ground potential to ensure a controlled shutdown of the modules.

When using the EZ-SEQUENCE<sup>TM</sup> feature to control start-up of the module, pre-bias immunity feature during start-up is disabled. The pre-bias immunity feature of the module relies on the module being in the diodemode during start-up. When using the EZ-SEQUENCE<sup>TM</sup> feature, modules goes through an internal set-up time of 10msec, and will be in synchronous rectification mode when voltage at the SEQ pin is applied. This will result in sinking current in the module if pre-bias voltage is present at the output of the module. When pre-bias immunity during start-up is required, the EZ-SEQUENCE<sup>TM</sup> feature must be disabled. For additional guidelines on using EZ-SEQUENCE<sup>TM</sup> feature of Austin SuperLynx<sup>TM</sup> II 12V, contact Lineage Power technical representative for preliminary application note on output voltage sequencing using Austin Lynx II series.

#### **Remote Sense**

The Austin SuperLynx<sup>™</sup> II 12V SIP power modules have a Remote Sense feature to minimize the effects of distribution losses by regulating the voltage at the Remote Sense pin (See Figure 31). The voltage between the Sense pin and Vo pin must not exceed 0.5V.

The amount of power delivered by the module is defined as the output voltage multiplied by the output current (Vo x Io). When using Remote Sense, the output voltage of the module can increase, which if the same output is maintained, increases the power output by the module. Make sure that the maximum output power of the module remains at or below the maximum rated power. When the Remote Sense feature is not being used, connect the Remote Sense pin to output pin of the module.





Figure 31. Remote sense circuit configuration.

#### **Thermal Considerations**

Power modules operate in a variety of thermal environments; however, sufficient cooling should be provided to help ensure reliable operation.

Considerations include ambient temperature, airflow, module power dissipation, and the need for increased reliability. A reduction in the operating temperature of the module will result in an increase in reliability. The thermal data presented here is based on physical measurements taken in a wind tunnel. The test set-up is shown in Figure 33. Note that the airflow is parallel to the long axis of the module as shown in figure 32. The derating data applies to airflow in either direction of the module's long axis.



Power Module

Probe Location for measuring airflow and ambient temperature

Air flow

**Top View** 

Figure 32. Tref Temperature measurement location.

The thermal reference point, T<sub>ref 1</sub> used in the specifications of thermal derating curves is shown in Figure 32. For reliable operation this temperature should not exceed 125°C.

The output power of the module should not exceed the rated power of the module (Vo,set x lo,max).

Please refer to the Application Note "Thermal Characterization Process For Open-Frame Board-Mounted Power Modules" for a detailed discussion of thermal aspects including maximum device temperatures.

Figure 33. Thermal Test Set-up.

#### **Heat Transfer via Convection**

Increased airflow over the module enhances the heat transfer via convection. Thermal derating curves showing the maximum output current that can be delivered by various module versus local ambient temperature ( $T_A$ ) for natural convection and up to 1m/s (200 ft./min) are shown in the Characteristics Curves section.

# Post solder Cleaning and Drying Considerations

Post solder cleaning is usually the final circuit-board assembly process prior to electrical board testing. The result of inadequate cleaning and drying can affect both the reliability of a power module and the testability of the finished circuit-board assembly. For guidance on appropriate soldering, cleaning and drying procedures, refer to Board Mounted Power Modules: Soldering and Cleaning Application Note.


# Through-Hole Lead-Free Soldering Information


The RoHS-compliant through-hole products use the SAC (Sn/Ag/Cu) Pb-free solder and RoHS-compliant components. They are designed to be processed through single or dual wave soldering machines. The pins have an RoHS-compliant finish that is compatible with both Pb and Pb-free wave soldering processes. A maximum preheat rate of 3°C/s is suggested. The wave preheat process should be such that the temperature of the power module board is kept below 210°C. For Pb solder, the recommended pot temperature is 260°C, while the Pb-free solder pot is 270°C max. Not all RoHS-compliant through-hole products can be processed with paste-through-hole Pb or Pb-free reflow process. If additional information is needed, please consult with your Lineage Power technical representative for more details.

#### **Mechanical Outline**

Dimensions are in millimeters and (inches).


Tolerances: x.x mm  $\pm$  0.5 mm (x.xx in.  $\pm$  0.02 in.) [unless otherwise indicated] x.xx mm  $\pm$  0.25 mm (x.xxx in  $\pm$  0.010 in.)





#### **Bottom View**

PIN	FUNCTION			
1	Vo			
2	Vo			
3	Sense+			
4	Vo			
5	GND			
6	GND			
7	Vin			
8	Vin			
В	SEQ			
9	Trim			
10	On/Off			




# **Recommended Pad Layout**

Dimensions are in millimeters and (inches).

Tolerances: x.x mm  $\pm$  0.5 mm (x.xx in.  $\pm$  0.02 in.) [unless otherwise indicated] x.xx mm  $\pm$  0.25 mm (x.xxx in  $\pm$  0.010 in.)

PIN	FUNCTION
1	Vo
2	Vo
3	Sense+
4	Vo
5	GND
6	GND
7	Vin
8	VIN
В	SEQ
9	Trim
10	On/Off



Through- Hole Pad Layout - Back view

#### **Ordering Information**

Please contact your Lineage Power Sales Representative for pricing, availability and optional features.

**Table 2. Device Codes** 

Device Code	Input Voltage	Output Voltage	Output Current	Efficiency 3.3V@ 16A	Connector Type	Comcodes
ATA016A0X3	8.3 – 14Vdc	0.75 – 5.5Vdc	16 A	92.0%	SIP	108989091
ATA016A0X3Z	8.3 – 14Vdc	0.75 – 5.5Vdc	16 A	92.0%	SIP	CC109104691
ATA016A0X43	8.3 – 14Vdc	0.75 – 5.5Vdc	16 A	92.0%	SIP	108989100
ATA016A0X43Z	8.3 – 14Vdc	0.75 – 5.5Vdc	16 A	92.0%	SIP	CC109104700

<sup>-</sup>Z refers to RoHS-compliant versions.

**Table 3. Device Option** 

Option*	Suffix**
Long Pins 5.08 mm ± 0.25mm (0.200 in. ± 0.010 in.)	5

<sup>\*</sup> Contact Lineage Power Sales Representative for availability of these options, samples, minimum order quantity and



World Wide Headquarters **Lineage Power Corporation** 3000 Skyline Drive, Mesquite, TX 75149, USA +1-800-526-7819 (Outside U.S.A.: +1-972-284-2626) www.lineagepower.com

e-mail: techsupport1@lineagepower.com

Asia-Pacific Headquarters

Tel: +65 6416 4283

Europe, Middle-East and Africa Headquarters

Tel: +49 89 6089 286

India Headquarters Tel: +91 80 28411633

Lineage Power reserves the right to make changes to the product(s) or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

© 2008 Lineage Power Corporation, (Mesquite, Texas) All International Rights Reserved.

<sup>\*\*</sup> When adding multiple options to the product code, add suffix numbers in the descending order