

查询"74HC4059D-T"供应商

PROGRAMMABLE DIVIDE-BY-N COUNTER

FEATURES

- Synchronous programmable divide-by-n counter
- Presettable down counter
- Fully static operation
- Mode select control of initial decade counting function (divide-by-10, 8, 5, 4 and 2)
- Master preset initialization
- Latchable output
- Easily cascadable with other counters
- Four operating modes: timer, divide-by-n, divide-by-10 000, master preset
- Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT4059 are high-speed Si-gate CMOS devices and are pin compatible with the "4059" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4059 are divide-by-n counters which can be programmed to divide an input frequency by any number (n) from 3 to 15 999. There are four operating modes, timer, divide-by-n, divide-by-10 000 and master preset, which are defined by the mode select inputs (K_a to K_c) and the latch enable input (LE) as shown in the Function table.

(continued on next page)




Fig. 1 Pin configuration.

SYMBOL	PARAMETER	CONDITIONS	TYPICAL		UNIT
			HC	HCT	
t_{PHL}/t_{PLH}	propagation delay CP to Q	$C_L = 15 \text{ pF}$ $V_{CC} = 5 \text{ V}$	18	20	ns
f_{max}	maximum clock frequency		40	40	MHz
C_I	input capacitance		3.5	3.5	pF
CPD	power dissipation capacitance per package	notes 1 and 2	30	32	pF

$GND = 0 \text{ V}$; $T_{amb} = 25^\circ\text{C}$; $t_f = t_r = 6 \text{ ns}$

Notes

1. CPD is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = CPD \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$$

f_i = input frequency in MHz C_L = output load capacitance in pF
 f_o = output frequency in MHz V_{CC} = supply voltage in V
 $\sum (C_L \times V_{CC}^2 \times f_o)$ = sum of outputs

2. For HC, the condition is $V_I = GND$ to V_{CC}

For HCT the condition is $V_I = GND$ to $V_{CC} - 1.5 \text{ V}$

PACKAGE OUTLINES

24-lead DIL; plastic (SOT101A).

24-lead mini-pack; plastic (SO24; SOT137A).




Fig. 2 Logic symbol.




Fig. 3 IEC logic symbol.

查询"74HC4059D-T"供应商

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1	CP	clock input (LOW-to-HIGH, edge-triggered)
2	LE	latch enable (active HIGH)
3, 4, 5, 6, 22, 21, 20, 19, 18, 17, 16, 15, 10, 9, 8, 7	J ₁ to J ₁₆	programmable JAM inputs (BCD)
12	GND	ground (0 V)
14, 13, 11	K _a to K _c	mode select inputs
23	Q	divide-by-n output
24	V _{CC}	positive supply voltage




Fig. 4 Functional block diagram.

GENERAL DESCRIPTION (Cont'd)

The complete counter consists of a first counting stage, an intermediate counting stage and a fifth counting stage. The first counter stage consists of four independent flip-flops. Depending on the divide-by-mode, at least one flip-flop is placed at the input of the intermediate stage (the remaining flip-flops are placed at the fifth stage with a place value of thousands). The intermediate stage consists of three cascaded decade counters, each containing four flip-flops.

All flip-flops can be preset to a desired state by means of the JAM inputs (J₁ to J₁₆), during which the clock input (CP) will cause all stages to count from n to zero. The zero-detect circuit will then

cause all stages to return to the JAM count, during which an output pulse is generated. In the timer mode, after an output pulse is generated, the output pulse remains HIGH until the latch input (LE) goes LOW. The counter will advance, even if LE is HIGH and the output is latched in the HIGH state. In the divide-by-n mode, a clock cycle wide pulse is generated with a frequency rate equal to the input frequency divided by n.

The function of the mode select and JAM inputs are illustrated in the following examples. In the divide-by-2 mode, only one flip-flop is needed in the first counting section. Therefore the last (5th) counting section has three flip-flops that can be

preset to a maximum count of seven with a place value of thousands. This counting mode is selected when K_a to K_c are set HIGH. In this case input J₁ is used to preset the first counting section and J₂ to J₄ are used to preset the last (5th) counting section.

If the divide-by-10 mode is desired for the first section, K_a and K_b are set HIGH and K_c is set LOW. The JAM inputs J₁ to J₄ are used to preset the first counting section (there is no last counting section). The intermediate counting section consists of three cascaded BCD decade (divide-by-10) counters, presettable by means of the JAM inputs J₅ to J₁₆.

查询"74HC4059D-T"供应商

GENERAL DESCRIPTION

The preset of the counter to a desired divide-by-n is achieved as follows:

$$n = (\text{MODE}^*) (1000 \times \text{decade 5 preset} + 100 \times \text{decade 4 preset} + 10 \times \text{decade 3 preset} + 1 \times \text{decade 2 preset} + \text{decade 1 preset})$$

* MODE = first counting section divider (10, 8, 5, 4 or 2).

To calculate preset values for any "n" count, divide the "n" count by the selected mode. The resultant is the corresponding preset value of the 5th to the 2nd decade with the remainder being equal to the 1st decade value; preset value = n/mode .

If $n = 8479$, and the selected mode = 5, the preset value = $8479/5 = 1695$ with a remainder of 4, thus the JAM inputs must be set as shown in Table 1.

To verify the results, use the given equation:

$$n = 5 (1000 \times 1 + 100 \times 6 + 10 \times 9 + 1 \times 5) + 4$$

$$n = 8479.$$

If $n = 12382$ and the selected mode = 8, the preset value = $12382/8 = 1547$ with a remainder of 6, thus the JAM inputs must be set as shown in Table 2.

To verify:

$$n = 8 (1000 \times 1 + 100 \times 5 + 10 \times 4 + 1 \times 7) + 6$$

$$n = 12382.$$

If $n = 8479$ and the selected mode = 10, the preset value = $8479/10$ with a remainder of 9, thus the JAM inputs must be set as shown in Table 3.

To verify:

$$n = 10 (1000 \times 0 + 100 \times 8 + 10 \times 4 + 1 \times 7) + 9$$

$$n = 8479.$$

The three decades of the intermediate counting section can be preset to a binary 15 instead of a BCD 9. In this case the first cycle of a counter consists of 15 count pulses, the next cycles consisting of 10 counting pulses. Thus the place value of the three decades are still 1, 10 and 100. For example, in the divide-by-8 mode, the number from which the intermediate counting section begins to count-down can be preset to:

$$3\text{rd decade: } 1500$$

$$2\text{nd decade: } 150$$

$$1\text{st decade: } 15$$

The last counting section can be preset to a maximum of 1, with a place value of 1000. The first counting section can be preset to a maximum of 7. To calculate n :

$$n = 8 (1000 \times 1 + 100 \times 15 + 10 \times 15 + 1 \times 15) + 7$$

$$n = 21327.$$

(continued on next page)

FUNCTION TABLE

LATCH ENABLE INPUT	MODE SELECT INPUTS			FIRST COUNTING SECTION DECADE 1			LAST COUNTING SECTION DECADE 5			COUNTER RANGE		OPERATION
	K _a	K _b	K _c	MODE	MAX. PRESET STATE	JAM INPUTS USED	DIVIDE BY	MAX. PRESET STATE	JAM INPUTS USED	BCD MAX.	BINARY MAX.	
H	H	H	H	2	1	J ₁	8	7	J ₂ J ₃ J ₄	15 999	17 331	timer mode
H	L	H	H	4	3	J ₁ J ₂	4	3	J ₃ J ₄	15 999	18 663	
H	H	L	H	5	4	J ₁ J ₂ J ₃	2	1	J ₄	9 999	13 329	
H	L	L	H	8	7	J ₁ J ₂ J ₃	2	1	J ₄	15 999	21 327	
H	H	H	L	10	9	J ₁ J ₂ J ₃ J ₄	1	0	—	9 999	16 659	
L	H	H	H	2	1	J ₁	8	7	J ₂ J ₃ J ₄	15 999	17 331	
L	L	H	H	4	3	J ₁ J ₂	4	3	J ₃ J ₄	15 999	18 663	
L	H	L	H	5	4	J ₁ J ₂ J ₃	2	1	J ₄	9 999	13 329	
L	L	L	H	8	7	J ₁ J ₂ J ₃	2	1	J ₄	15 999	21 327	divide-by-n mode
L	H	H	L	10	9	J ₁ J ₂ J ₃ J ₄	1	0	—	9 999	16 659	
H	L	H	L	10	9	J ₁ J ₂ J ₃ J ₄	1	0	—	9 999	16 659	
L	L	H	L	preset inhibited			preset inhibited			fixed 10 000	—	divide-by-10 000 mode
X	X	L	L	master preset			master preset			—	—	master preset mode

Where:

H = HIGH voltage level

L = LOW voltage level

X = don't care

Note

It is recommended that the device is in the master preset mode ($K_b = K_c = \text{logic 0}$) in order to correctly initialize the device prior to start-up. An example of a suitable external circuit is shown in Fig. 14.

查询"74HC4059D-T"供应商

Table 1

4			1	5				9				6			
J ₁	J ₂	J ₃	J ₄	J ₅	J ₆	J ₇	J ₈	J ₉	J ₁₀	J ₁₁	J ₁₂	J ₁₃	J ₁₄	J ₁₅	J ₁₆
L	L	H	H	H	L	H	L	H	L	L	H	L	H	H	L

Table 2

6			1	7				4				5			
J ₁	J ₂	J ₃	J ₄	J ₅	J ₆	J ₇	J ₈	J ₉	J ₁₀	J ₁₁	J ₁₂	J ₁₃	J ₁₄	J ₁₅	J ₁₆
L	H	H	H	H	H	H	L	L	L	H	L	H	L	H	L

Table 3

9				7				4				8			
J ₁	J ₂	J ₃	J ₄	J ₅	J ₆	J ₇	J ₈	J ₉	J ₁₀	J ₁₁	J ₁₂	J ₁₃	J ₁₄	J ₁₅	J ₁₆
H	L	L	H	H	H	H	L	L	L	H	L	L	L	L	H

GENERAL DESCRIPTION (Cont'd)

21 327 is the maximum possible count in the divide-by-8 mode. The highest count of the various modes is shown in the Function table, in the column entitled "binary counter range".

The mode select inputs permit, when used with decimal programming, a non-BCD least significant digit. For example, the channel spacing in a radio is 12.5 kHz, it may be convenient to program the counter in decimal steps of 100 kHz subdivided into 8 steps of 12.5 kHz controlled by the least significant digit. Also frequency synthesizer channel separations of 10, 12.5, 20, 25 and 50 parts can be chosen by the mode select inputs. This is called "Fractional extension". A similar extension called "Half channel offset" can

be obtained in modes 2, 4, 6 and 8, if the JAM inputs are switched between zero and 1, 2, 3 and 4 respectively. This is illustrated in Fig. 5.

This feature is used primarily in cases where radio channels are allocated according to the following formula:

Channel frequency = channel spacing \times (N + 0.5)

N is an integer.

Control inputs K_b and K_c can be used to initiate and lock the counter in the "master preset" mode. In this condition the flip-flops in the counter are preset in accordance with the JAM inputs and the counter remains in that mode as long as K_b and K_c both remain LOW. The counter

begins to count down from the preset state when a counting mode other than the "master preset" mode is selected. Whenever the "master preset" mode is used, control signals K_b = K_c = LOW must be applied for at least 2 full clock pulses. After the "master preset" mode inputs have been changed to one of the counting modes, the next positive-going clock transition changes an internal flip-flop so that the count-down begins on the second positive-going clock transition. Thus, after a "master preset" mode, there is always one extra count before the output goes HIGH. Figure 6 illustrates the operation of the counter in the divide-by-8 mode starting from the preset state 3.




Fig. 5 Half channel offset.

查询"74HC4059D-T"供应商




Fig. 6 Total count of 3.

If the "master preset" mode is started two clock cycles or less before an output pulse, the output pulse will appear at the correct moment. When the output pulse appears and the "master preset" mode is not selected, the counter is preset according to the states of the JAM inputs.

When K_a , K_b , K_c and LE are LOW, the counter operates in the "preset inhibit" mode, during which the counter divides at a fixed rate of 10 000, independent of the state of the JAM inputs. However, the

first cycle length after leaving the "master preset" mode is determined by the JAM inputs.

When K_a , K_b and K_c are LOW and input LE = HIGH, the counter operates in the normal divide-by-10 mode, however, without the latch operation at the output.

This device is particularly advantageous in digital frequency synthesizer circuits (VHF, UHF, FM, AM etc.) for communication systems, where programmable divide-by- n counters are an integral part of the

synthesizer phase-locked-loop sub-system. The 74HC/HCT4059 can also be used to perform the synthesizer "fixed divide-by- n " counting function, as well as general purpose counting for instrumentation functions such as totalizers, production counters and "time out" timers.

Schmitt-trigger action at the clock input makes the circuit highly tolerant to slower clock rise and fall times.

DC CHARACTERISTIC FOR 74HC

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

ICC category: MSI

AC CHARACTERISTICS FOR 74HC

$GND = 0$ V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T _{amb} (°C)						UNIT	TEST CONDITIONS			
		74HC							V _{CC} V	WAVEFORMS		
		+25			-40 to +85		-40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t _{PHL} / t _{PLH}	propagation delay CP to Q	58 21 17	200 40 34		250 50 43		300 60 51		ns	2.0 4.5 6.0	Fig. 7	
t _{PHL} / t _{PLH}	propagation delay LE to Q	50 18 14	175 35 30		220 44 37		265 53 45		ns	2.0 4.5 6.0	Fig. 8	
t _{THL} / t _{TLH}	output transition time	19 7 6	75 15 13		95 19 16		110 22 19		ns	2.0 4.5 6.0	Fig. 7	
t _W	clock pulse width CP	90 18 15	7 6 5		115 23 90		135 27 23		ns	2.0 4.5 6.0	Fig. 7	
t _{rem}	removal time K _b , K _c to CP	75 15 13	19 7 6		95 19 16		110 22 19		ns	2.0 4.5 6.0	Fig. 9; note 1	
f _{max}	maximum clock pulse frequency	4.2 21 25	12 36 43		3.4 17 20		2.8 14 17		MHz	2.0 4.5 6.0	Fig. 7	

Note to the characteristic table

- From master preset mode to any other mode.

查询"74HC4059D-T"供应商

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see chapter "HCMOS family characteristics", section "Family specifications".

Output capability: standard

I_{CC} category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
CP	0.65
LE	0.65
J_n	0.50
K_a	1.00
K_b	1.50
K_c	0.85

AC CHARACTERISTICS FOR 74HCT

GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF

SYMBOL	PARAMETER	T_{amb} (°C)						UNIT	TEST CONDITIONS			
		74HCT							V _{CC} V	WAVEFORMS		
		+25			−40 to +85		−40 to +125					
		min.	typ.	max.	min.	max.	min.	max.				
t_{PHL}/t_{PLH}	propagation delay CP to Q		24	46		58		69	ns	4.5	Fig. 7	
t_{PHL}/t_{PLH}	propagation delay LE to Q		24	46		58		69	ns	4.5	Fig. 8	
t_{THL}/t_{TLH}	output transition time		7	15		19		22	ns	4.5	Fig. 7	
t_W	clock pulse width CP	20	7		25		30		ns	4.5	Fig. 7	
t_{rem}	removal time K_b, K_c to CP	15	7		9		22		ns	4.5	Fig. 9; note 1	
f_{max}	maximum clock pulse frequency	21	36		17		14		MHz	4.5	Fig. 7	

Note to the characteristic table

1. From master preset mode to any other mode.

[查询"74HC4059D-T"供应商](#)

AC WAVEFORMS






Fig. 7 Waveforms showing the clock (CP) to output (Q) propagation delays, the clock pulse width, the output transition times and the maximum clock frequency.

Fig. 8 Waveforms showing the LE input to Q output propagation delay.



Note to AC waveforms

(1) HC : $V_M = 50\%$; $V_I = \text{GND to } V_{CC}$.
 HCT: $V_M = 1.3\text{ V}$; $V_I = \text{GND to } 3\text{ V}$.

查询"74HC4059D-T"供应商

APPLICATION INFORMATION




Fig. 10 Example showing the application of the PC74HC/HCT4059 in a phase-locked-loop (PL) for a FM band synthesizer.

Calculating the minimum and maximum divide-by-n values:

Output frequency range = 87.6 to 103.8 MHz (CCIR band 2)

Channel spacing frequency (f_c) = 300 kHz

Division factor prescaler (k) = 10

Reference frequency (f_r) =

$$\frac{f_c}{k} = \frac{300}{10} = 30 \text{ kHz}$$

Maximum divide-by-n value =

$$\frac{103.8 \text{ MHz}}{300 \text{ kHz}} = 346$$

Minimum divide-by-n value =

$$\frac{87.6 \text{ MHz}}{300 \text{ kHz}} = 292$$

Fixed divide-by-n value = $\frac{3 \text{ MHz}}{30 \text{ kHz}} = 100$

Application of the "4059" as divide-by-n counter allows programming of the channel spacing (shown in equations as 300 kHz). A channel in the CCIR band 2 is selected by the divide-by-n counter as follows:

$$\text{channel} = n - 290$$

Figure 11 shows a BCD switch compatible arrangement suitable for divide-by-5 and divide-by-8 modes, which can be adapted (with minimal changes) to the other divide-by-modes. In order to be able to preset to any number from 3 to 256 000, while preserving the BCD switch compatible character of the JAM inputs, a rather complex cascading scheme is necessary because the "4059" can never be preset to count less than 3. Logic circuitry is required to detect a condition

where one of the numbers to be preset in the "4059" is < 3. In order to simplify the detection logic, only that condition is detected where the JAM inputs to terminals 6, 7 and 9 would be LOW during one count. If such a condition is detected, and if at least 1 is expected to be jammed into the MSB counter, the detection logic removes one from the number to be jammed into the MSB counter (with a place value of 2 000 times the divide-by-mode) and jams the same 2 000 into the "4059" by forcing pins 6, 7 and 9 HIGH.

The general circuit in Fig. 11 can be simplified considerably if the range of the cascaded counters do not start at a very low value.

Figure 12 shows an arrangement in the divide-by-4 mode, where the counting range extends in a BCD switch compatible manner from 99 003 to 114 999. The arrangement shown in Fig. 12 is easy to follow; once during every cycle the programmed digits are jammed in (15 616 in this example) and then a round number of 11 000 is jammed in, nine times in succession, by forcing the JAM inputs via AND/OR gates.

Numbers larger than the extended counter range can also be produced by cascading the PC74HC/HCT4059 with some other counting devices. Figure 13 shows such an arrangement where only one fixed divide-by number is desired. The dual flip-flop wired to produce a divide-by-3 count can be replaced by other counters such as the "190", "191", "192", "193", "4017", "4510" and "4516".

In Fig. 13 the divide-by-n sub-system is preset once to a number which represents the least significant digits of the divide-by number (15 690 in the example shown in Fig. 13). The sub-system is then preset twice to a round number (8 000 in the example shown in Fig. 13) and multiplied by the number of the divide-by mode (2 in the example shown in Fig. 13).

To verify:

$$15\ 690 + 2 \times 8\ 000 \times 2 = 47\ 690.$$

It is important that the second counting device has an output that is HIGH or LOW during only one of its counting states.

[查询"74HC4059D-T"供应商](#)







Fig. 11 BCD switch compatible divide-by-n system suitable for divide-by-5 and divide-by-8 mode. Divides by any number from 3 to 256 000.

Note to Fig. 11

Each AND gate is 1/4 of PC74HC/HCT08.
 Each OR gate is 1/3 of PC74HC/HCT4075.
 Each NOR gate is 1/2 of PC74HC/HCT4002.
 Each inverter is 1/6 of PC74HC/HCT04.

查询"74HC4059D-T"供应商

APPLICATION INFORMATION (Cont'd)



Notes to Fig. 14

1. $RC \geq 0.2 \times f_{CP} \text{ (Hz)}$
2. It is assumed that the f_{CP} starts directly after the power-on. Any additional delay in starting f_{CP} must be added to the RC time.