

# LMX2330U/LMX2331U/LMX2332U PLLatinum™ Ultra Low Power Dual Frequency Synthesizer for RF Personal Communications LMX2330U 2.5 GHz/600 MHz LMX2331U 2.0 GHz/600 MHz LMX2332U 1.2 GHz/600 MHz

#### **General Description**

The LMX233xU devices are high performance frequency synthesizers with integrated dual modulus prescalers. The LMX233xU devices are designed for use as RF and IF local oscillators for dual conversion radio transceivers.

A 32/33 or a 64/65 prescale ratio can be selected for the 2.5 GHz LMX2330U RF synthesizer. A 64/65 or a 128/129 prescale ratio can be selected for both the LMX2331U and LMX2332U RF synthesizers. The IF circuitry contains an 8/9 or a 16/17 prescaler. Using a proprietary digital phase locked loop technique, the LMX233xU devices generate very stable, low noise control signals for RF and IF voltage controlled oscillators. Both the RF and IF synthesizers include a two-level programmable charge pump. The RF synthesizer has dedicated Fastlock circuitry.

Serial data is transferred to the devices via a three-wire interface (Data, LE, Clock). Supply voltages from 2.7V to 5.5V are supported. The LMX233xU family features ultra low current consumption:

LMX2330U (2.5 GHz)—3.3 mA, LMX2331U (2.0 GHz) —2.9 mA, LMX2332U (1.2 GHz)—2.5 mA at 3.0V.

The LMX233xU devices are available in 20-Pin TSSOP and 24-Pin CSP surface mount plastic packages.

#### **Features**

- Ultra Low Current Consumption
- Upgrade and Compatible to LMX233xL Family
- 2.7V to 5.5V Operation
- Selectable Synchronous or Asynchronous Powerdown Mode:

 $I_{CC-PWDN} = 1 \mu A typical$ 

■ Selectable Dual Modulus Prescaler:

LMX2330U RF: 32/33 or 64/65 LMX2331U RF: 64/65 or 128/129 LMX2332U RF: 64/65 or 128/129 LMX2330U/31U/32U IF: 8/9 or 16/17

- Selectable Charge Pump TRI-STATE® Mode
- Programmable Charge Pump Current Levels RF and IF: 0.95 or 3.8 mA
- Selectable Fastlock<sup>™</sup> Mode for the RF Synthesizer
- Push-Pull Analog Lock Detect Output
- Available in 20-Pin TSSOP and 24-Pin Chip Scale Package (CSP)

#### **Applications**


- Mobile Handsets (GSM, GPRS, W-CDMA, CDMA, PCS, AMPS, PDC, DCS)
- Cordless Handsets (DECT, DCT)
- Wireless Data
- Cable TV Tuners

#### Thin Shrink Small Outline Package (MTC20)



10136680


#### Chip Scale Package (SLB24A)



10136681


PLLatinum™ is a trademark of National Semiconductor Corporation.

Connection Diagrams 查询"LMX2330U"供应商 Chip Scale Package (SLB) (Top View)



10136639

#### Thin Shrink Small Outline Package (TM) (Top View)



#### **Pin Descriptions**


Pin Name	Pin No. 24-Pin CSP	Pin No. 20-Pin TSSOP	1/0	Description
V <sub>CC</sub>	24	1	_	Power supply bias for the RF PLL analog and digital circuits. V <sub>CC</sub> may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
V <sub>P</sub> RF	2	2	_	RF PLL charge pump power supply. Must be $\geq$ V <sub>CC</sub> .
D <sub>o</sub> RF	3	3	0	RF PLL charge pump output. The output is connected to the external loop filter, which drives the input of the VCO.
GND	4	4	_	Ground for the RF PLL digital circuitry.
f <sub>IN</sub> RF	5	5	I	RF PLL prescaler input. Small signal input from the VCO.
f <sub>IN</sub> RF	6	6	I	RF PLL prescaler complementary input. For single ended operation, this pin should be AC grounded. The LMX233xU RF PLL can be driven differentially when the bypass capacitor is omitted.
GND	7	7	_	Ground for the RF PLL analog circuitry.
OSC <sub>in</sub>	8	8	I	Reference oscillator input. The input has an approximate $V_{\rm CC}/2$ threshold and can be driven from an external CMOS or TTL logic gate.
GND	10	9	_	Ground for the IF PLL digital circuits, MICROWIRE™, F <sub>o</sub> LD, and oscillato circuits.
F <sub>o</sub> LD	11	10	0	Programmable multiplexed output pin. Functions as a general purpose CMOS TRI-STATE output, RF/IF PLL push-pull analog lock detect output N and R divider output or Fastlock output, which connects a parallel resistor to the external loop filter.
Clock	12	11	I	MICROWIRE Clock input. High impedance CMOS input. Data is clocked into the 22-bit shift register on the rising edge of Clock.
Data	14	12	I	MICROWIRE Data input. High impedance CMOS input. Binary serial data The MSB of Data is shifted in first. The last two bits are the control bits.
LE	15	13	I	MICROWIRE Latch Enable input. High impedance CMOS input. When LE transitions HIGH, Data stored in the shift register is loaded into one of 4 internal control registers.
GND	16	14	_	Ground for the IF PLL analog circuitry.

<b>Pin Descriptions</b>	(Continued)
-------------------------	-------------

旬"L MX23	330U"供应商			
Pin Name	Pin No. 24-Pin CSP	Pin No. 20-Pin TSSOP	I/O	Description
f <sub>IN</sub> IF	17	15	I	IF PLL prescaler complementary input. For single ended operation, this pin should be AC grounded. The LMX233xU IF PLL can be driven differentially when the bypass capacitor is omitted.
f <sub>IN</sub> IF	18	16	I	IF PLL prescaler input. Small signal input from the VCO.
GND	19	17	_	Ground for the IF PLL digital circuitry, MICROWIRE, F <sub>o</sub> LD, and oscillator circuits.
D <sub>o</sub> IF	20	18	0	IF PLL charge pump output. The output is connected to the external loop filter, which drives the input of the VCO.
V <sub>P</sub> IF	22	19	_	IF PLL charge pump power supply. Must be $\geq V_{CC}$ .
V <sub>CC</sub>	23	20	_	Power supply bias for the IF PLL analog and digital circuits, MICROWIRE, F <sub>o</sub> LD, and oscillator circuits. V <sub>CC</sub> may range from 2.7V to 5.5V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
NC	1, 9, 13, 21	X		No connect.

#### **Ordering Information**

Model	Temperature Range	Package Description	Packing	NS Package Number
LMX2330USLBX	-40°C to +85°C	Chip Scale Package	2500 Units Per Reel	SLB24A
		(CSP) Tape and Reel		
LMX2330UTM	-40°C to +85°C	Thin Shrink Small	73 Units Per Rail	MTC20
		Outline Package		
		(TSSOP)		
LMX2330UTMX	-40°C to +85°C	Thin Shrink Small	2500 Units Per Reel	MTC20
		Outline Package		
		(TSSOP) Tape and		
		Reel		
LMX2331USLBX	-40°C to +85°C	Chip Scale Package	2500 Units Per Reel	SLB24A
		(CSP) Tape and Reel		
LMX2331UTM	-40°C to +85°C	Thin Shrink Small	73 Units Per Rail	MTC20
		Outline Package		
		(TSSOP)		
LMX2331UTMX	-40°C to +85°C	Thin Shrink Small	2500 Units Per Reel	MTC20
		Outline Package		
		(TSSOP) Tape and		
		Reel		
LMX2332USLBX	-40°C to +85°C	Chip Scale Package	2500 Units Per Reel	SLB24A
		(CSP) Tape and Reel		
LMX2332UTM	-40°C to +85°C	Thin Shrink Small	73 Units Per Rail	MTC20
		Outline Package		
		(TSSOP)		
LMX2332UTMX	-40°C to +85°C	Thin Shrink Small	2500 Units Per Reel	MTC20
		Outline Package		
		(TSSOP) Tape and		
		Reel		



#### Notes:

- 1. A 64/65 or 128/129 prescaler ratio can be selected for the LMX2331U and LMX2332U RF synthesizers. A 32/33 or 64/65 prescaler ratio can be selected for the LMX2330U RF synthesizer.
- 2. V<sub>CC</sub> supplies power to the RF and IF prescalers, RF and IF feedback dividers, RF and IF reference dividers, RF and IF phase detectors, the OSC<sub>in</sub> buffer, MICROWIRE, and F<sub>o</sub>LD circuitry.
- 3.  $V_P$  RF and  $V_P$  IF supply power to the charge pumps. They can be run separately as long as  $V_P$  RF  $\geq$   $V_{CC}$  and  $V_P$  IF  $\geq$   $V_{CC}$

### Absolute Maximum Ratings (Notes 1,询"LMX2330U"供应商

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Power Supply Voltage

 $\begin{array}{lll} \text{V}_{\text{CC}} \text{ to GND} & -0.3 \text{V to } +6.5 \text{V} \\ \text{V}_{\text{P}} \text{ RF to GND} & -0.3 \text{V to } +6.5 \text{V} \\ \text{V}_{\text{P}} \text{ IF to GND} & -0.3 \text{V to } +6.5 \text{V} \\ \end{array}$ 

 $\label{eq:Voltage} \begin{array}{lll} \mbox{Voltage on any pin to GND (V_I)} \\ \mbox{V}_I \mbox{ must be $<$} +6.5\mbox{V} & -0.3\mbox{V}_{CC} +0.3\mbox{V} \\ \mbox{Storage Temperature Range (T_S)} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Lead Temperature (solder 4 s) (T_L)} & +260\mbox{°C} \\ \mbox{TSSOP $\theta_{JA}$ Thermal Impedance} & 114.5\mbox{°C/W} \\ \mbox{CSP $\theta_{JA}$ Thermal Impedance} & 112\mbox{°C/W} \\ \end{array}$ 

## Recommended Operating Conditions (Note 1)

Power Supply Voltage

 $V_{CC}$  to GND +2.7V to +5.5V  $V_{P}$  RF to GND  $V_{CC}$  to +5.5V  $V_{P}$  IF to GND  $V_{CC}$  to +5.5V Operating Temperature ( $T_{A}$ ) -40°C to +85°C

**Note 1:** Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Recommended Operating Conditions indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, refer to the Electrical Characteristics section. The guaranteed specifications apply only for the conditions listed.

**Note 2:** This device is a high performance RF integrated circuit with an ESD rating <2 kV and is ESD sensitive. Handling and assembly of this device should only be done at ESD protected work stations.

Note 3: GND = 0V

#### **Electrical Characteristics**

 $V_{CC} = V_P RF = V_P IF = 3.0V, -40^{\circ}C \le T_A \le +85^{\circ}C$ , unless otherwise specified

Symbol	Parame	tor	Conditions		Value		Units
Зуппоот	raiaine		Conditions	Min	Тур	Max	Office
I <sub>CC</sub> PARAM	IETERS						
$I_{CC_{RF + IF}}$	Power Supply	LMX2330U	Clock, Data and LE = GND		3.3	4.3	mA
	Current, RF + IF Synthesizers	LMX2331U	OSC <sub>in</sub> = GND PWDN RF Bit = 0		2.9	3.8	mA
		LMX2332U	PWDN IF Bit = 0		2.5	3.3	mA
I <sub>CCRF</sub>	Power Supply	LMX2330U	Clock, Data and LE = GND		2.3	3.0	mA
	Current, RF Synthesizer Only	LMX2331U	OSC <sub>in</sub> = GND PWDN RF Bit = 0		1.9	2.5	mA
		LMX2332U	PWDN IF Bit = 1		1.5	2.0	mA
I <sub>CCIF</sub>	Power Supply Current, IF Synthesizer Only	LMX233xU	Clock, Data and LE = GND OSC <sub>in</sub> = GND PWDN RF Bit = 1 PWDN IF Bit = 0		1.0	1.3	mA
I <sub>CC-PWDN</sub>	Powerdown Current	LMX233xU	Clock, Data and LE = GND OSC <sub>in</sub> = GND PWDN RF Bit = 1 PWDN IF Bit = 1		1.0	10.0	μА
RF SYNTHE	ESIZER PARAMETERS		•	•			
f <sub>IN</sub> RF	RF Operating	LMX2330U		500		2500	MHz
	Frequency	LMX2331U		200		2000	MHz
		LMX2332U		100		1200	MHz
N <sub>RF</sub>	RF N Divider Range		Prescaler = 32/33 (Note 4)	96		65631	
			Prescaler = 64/65 (Note 4)	192		131135	
			Prescaler = 128/129 (Note 4)	384		262143	
R <sub>RF</sub>	RF R Divider Range			3		32767	
$F_{\phi RF}$	RF Phase Detector Fi	requency				10	MHz

Electrical Characteristics (Continued)

Vc查询。BNAXBOLUS中的C ≤ TA ≤ +85°C, unless otherwise specified

Symbol	Dara	meter	Conditions		Value		Units
	Faia	illetei	Conditions	Min	Тур	Max	Ullits
RF SYNTHE	SIZER PARAMETE	RS					
Pf <sub>IN</sub> RF	RF Input Sensitivity	/	$2.7V \le V_{CC} \le 3.0V$	-15		0	dBm
			(Note 5)				
			$3.0 < V_{CC} \le 5.5V$	-10		0	dBm
			(Note 5)				
ID <sub>o</sub> RF	RF Charge Pump (	Output Source	$VD_o$ RF = $V_P$ RF/2		-0.95		mA
SOURCE	Current		ID <sub>o</sub> RF Bit = 0				
			(Note 6)				
			$VD_o RF = V_P RF/2$		-3.80		mA
			ID <sub>o</sub> RF Bit = 1				
			(Note 6)				
ID <sub>o</sub> RF	RF Charge Pump (	Output Sink Current	$VD_o RF = V_P RF/2$		0.95		mA
SINK			ID <sub>o</sub> RF Bit = 0				
			(Note 6)				
			VD <sub>o</sub> RF = V <sub>P</sub> RF/2		3.80		mA
			ID <sub>o</sub> RF Bit = 1				
			(Note 6)				
$\mathrm{ID}_{\mathrm{o}}\ \mathrm{RF}$	RF Charge Pump (	Output TRI-STATE	$0.5V \le VD_o RF \le V_P RF - 0.5V$	-2.5		2.5	nA
TRI-STATE	Current		(Note 6)				
ID₀ RF		Output Sink Current	VD <sub>o</sub> RF = V <sub>P</sub> RF/2		3	10	%
SINK	Vs Charge Pump C	Output Source	$T_A = +25^{\circ}C$				
Vs	Current Mismatch		(Note 7)				
ID <sub>o</sub> RF							
SOURCE							
ID <sub>o</sub> RF	RF Charge Pump (		$0.5V \le VD_o RF \le V_P RF - 0.5V$		10	15	%
Vs	Magnitude Variation	n Vs Charge Pump	$T_A = +25^{\circ}C$				
VD <sub>o</sub> RF	Output Voltage		(Note 7)		10		-
ID <sub>o</sub> RF	RF Charge Pump (		$VD_o RF = V_P RF/2$		10		%
Vs	Magnitude Variation	n vs remperature	(Note 7)				
T <sub>A</sub>	NZED DADAMETER	nc					
	SIZER PARAMETER		T	45		000	
f <sub>IN</sub> IF	IF Operating	LMX2330U		45		600	MHz
	Frequency	LMX2331U		45		600	MHz
	<u> </u>	LMX2332U		45		600	MHz
N <sub>IF</sub>	IF N Divider Range	)	Prescaler = 8/9 (Note 4)	24		16391	
			Prescaler = 16/17 (Note 4)	48		32767	
R <sub>IF</sub>	IF R Divider Range	)		3		32767	
F <sub>olf</sub>	IF Phase Detector	Frequency				10	MHz
Pf <sub>IN</sub> IF	IF Input Sensitivity	· ·	$2.7V \le V_{CC} \le 5.5V$	-10		0	dBm
			(Note 5)				

,	<b>贮 "共亦高</b> 3.0V, −40°C ≤ T <sub>A</sub> ≤ +85°C	,				
Symbol	Parameter	Conditions		Value		Un
		Conditions	Min	Тур	Max	0
	SIZER PARAMETERS	1			1	
ID <sub>o</sub> IF	IF Charge Pump Output Source	$VD_o$ IF = $V_P$ IF/2		-0.95		m
SOURCE	Current	ID <sub>o</sub> IF Bit = 0				
		(Note 6)		0.00		<u> </u>
		$VD_o$ IF = $V_P$ IF/2 $ID_o$ IF Bit = 1		-3.80		m
		(Note 6)				
ID <sub>o</sub> IF	IF Charge Pump Output Sink Current	$VD_o$ IF = $V_P$ IF/2		0.95		m
SINK	Charge Fullip Output Silik Outletit	$ID_o IF Bit = 0$		0.33		'''
Olivit		(Note 6)				
		$VD_0$ IF = $V_P$ IF/2		3.80		m
		ID <sub>o</sub> IF Bit = 1		3.00		'''
		(Note 6)				
ID <sub>o</sub> IF	IF Charge Pump Output TRI-STATE	$0.5V \le VD_0 \text{ IF} \le V_P \text{ IF} - 0.5V$	-2.5		2.5	n
TRI-STATE	Current	(Note 6)				
ID <sub>o</sub> IF	IF Charge Pump Output Sink Current	$VD_o$ IF = $V_P$ IF/2		3	10	Ç
SINK	Vs Charge Pump Output Source	T <sub>A</sub> = +25°C				
Vs	Current Mismatch	(Note 7)				
$ID_{o}IF$						
SOURCE						
ID <sub>o</sub> IF	IF Charge Pump Output Current	$0.5V \le VD_o \text{ IF} \le V_P \text{ IF} - 0.5V$		10	15	9
Vs	Magnitude Variation Vs Charge Pump	$T_A = +25^{\circ}C$				
VD <sub>o</sub> IF	Output Voltage	(Note 7)				
ID <sub>o</sub> IF	IF Charge Pump Output Current	$VD_o$ IF = $V_P$ IF/2		10		9
Vs -	Magnitude Variation Vs Temperature	(Note 7)				
T <sub>A</sub>	D DADAMETEDO					
	R PARAMETERS				10	L 8.4
Fosc	Oscillator Operating Frequency	(NI-t- O)	2		40	M
V <sub>OSC</sub>	Oscillator Sensitivity	(Note 8)	0.5		V <sub>CC</sub>	V
l <sub>osc</sub>	Oscillator Input Current	$V_{OSC} = V_{CC} = 5.5V$	100		100	μ
DIOITAL INI		$V_{OSC} = 0V, V_{CC} = 5.5V$	-100			μ
	TERFACE (Data, LE, Clock, F <sub>o</sub> LD)	I	0.0.1/		1	Τ,
V <sub>IH</sub>	High-Level Input Voltage		0.8 V <sub>CC</sub>		0.01/	<u>'</u>
V <sub>IL</sub>	Low-Level Input Voltage	V V 5.5V			0.2 V <sub>CC</sub>	١
I <sub>IH</sub>	High-Level Input Current	$V_{IH} = V_{CC} = 5.5V$	-1.0		1.0	μ
I <sub>IL</sub>	Low-Level Input Current	$V_{IL} = 0V$ , $V_{CC} = 5.5V$	-1.0		1.0	μ
$V_{OH}$	High-Level Output Voltage	$I_{OH} = -500  \mu A$	V <sub>CC</sub> -			'
V <sub>OL</sub>	Low-Level Output Voltage	I <sub>OL</sub> = 500 μA	0.4		0.4	١,
	Low-Level Output Voltage	10L - 300 µA			0.4	<u> </u>
	Data to Clock Set Up Time	(Note 9)	50		Τ	T -
t <sub>cs</sub>	'	(Note 9)				n
t <sub>CH</sub>	Data to Clock Hold Time	(Note 9)	10			n
t <sub>CWH</sub>	Clock Pulse Width HIGH	(Note 9)	50		-	n
t <sub>CWL</sub>	Clock Pulse Width LOW	(Note 9)	50			n
t <sub>ES</sub>	Clock to Load Enable Set Up Time	(Note 9)	50			n

Electrical Characteristics (Continued)

Vc查询『图外交通识点 中心 C ≤ TA ≤ +85°C, unless otherwise specified

Cumbal	Davamat	_	Conditions		Value		Linita
Symbol	Paramet	er	Conditions	Min	Тур	Max	Units
PHASE NO	ISE CHARACTERISTICS	3	·	•			
L <sub>N</sub> (f) RF	RF Synthesizer Norma	lized Phase	TCXO Reference Source		-212.0		dBc/
	Noise Contribution		ID <sub>o</sub> RF Bit = 1				Hz
	(Note 10)						
L(f) RF	RF Synthesizer Single	LMX2330U	f <sub>IN</sub> RF = 2450 MHz		-77.24		dBc/
	Side Band Phase		f = 1 kHz Offset				Hz
	Noise Measured		$F_{\phi RF} = 200 \text{ kHz}$				
			Loop Bandwidth = 7.5 kHz				
			N = 12250				
			F <sub>OSC</sub> = 10 MHz				
			$V_{OSC} = 0.632 V_{PP}$				
			ID <sub>o</sub> RF Bit = 1				
			PWDN IF Bit = 1				
			$T_A = +25^{\circ}C$				
			(Note 11)				
		LMX2331U	$f_{IN}$ RF = 1960 MHz		-79.18		dBc/
			f = 1 kHz Offset				Hz
			$F_{\phi RF} = 200 \text{ kHz}$				
			Loop Bandwidth = 15 kHz				
			N = 9800				
			F <sub>OSC</sub> = 10 MHz				
			$V_{OSC} = 0.632 V_{PP}$				
			ID <sub>o</sub> RF Bit = 1				
			PWDN IF Bit = 1				
			$T_A = +25^{\circ}C$				
			(Note 11)				
		LMX2332U	$f_{IN} RF = 900 MHz$		-85.94		dBc/
			f = 1 kHz Offset				Hz
			$F_{\phi RF} = 200 \text{ kHz}$				
			Loop Bandwidth = 12 kHz				
			N = 4500				
			F <sub>OSC</sub> = 10 MHz				
			$V_{OSC} = 0.632 V_{PP}$				
			ID <sub>o</sub> RF Bit = 1				
			PWDN IF Bit = 1				
			$T_A = +25^{\circ}C$				
			(Note 11)				$\perp$

#### **Electrical Characteristics** (Continued)

**旬"LVMX2930时"共亦商** 3.0V, −40°C ≤ T<sub>A</sub> ≤ +85°C, unless otherwise specified

Cumbal	Parame	hau	Conditions		Value		Units
Symbol	Parame	ter	Conditions	Min	Тур	Max	Units
PHASE NOIS	SE CHARACTERISTIC	S					
L <sub>N</sub> (f) IF	IF Synthesizer Normal	ized Phase	TCXO Reference Source		-212.0		dBc/
	Noise Contribution		ID <sub>o</sub> IF Bit = 1				Hz
	(Note 10)						
L(f) IF	IF Synthesizer Single	LMX233xU	f <sub>IN</sub> IF = 200 MHz		-99.00		dBc/
	Side Band Phase		f = 1 kHz Offset				Hz
	Noise Measured		$F_{\phi IF} = 200 \text{ kHz}$				
			Loop Bandwidth = 18 kHz				
			N = 1000				
			F <sub>OSC</sub> = 10 MHz				
			$V_{OSC} = 0.632 V_{PP}$				
			ID <sub>o</sub> IF Bit = 1				
			PWDN RF Bit = 1				
			$T_A = +25^{\circ}C$				
			(Note 11)				

**Note 4:** Some of the values in this range are illegal divide ratios (B < A). To obtain continuous legal division, the Minimum Divide Ratio must be calculated. Use N  $\geq$  P \* (P-1), where P is the value of the prescaler selected.


- Note 5: Refer to the LMX233xU  $f_{\mbox{\scriptsize IN}}$  Sensitivity Test Setup section
- Note 6: Refer to the LMX233xU Charge Pump Test Setup section
- Note 7: Refer to the Charge Pump Current Specification Definitions for details on how these measurements are made.
- Note 8: Refer to the LMX233xU OSC<sub>in</sub> Sensitivity Test Setup section
- Note 9: Refer to the LMX233xU Serial Data Input Timing section

Note 10: Normalized Phase Noise Contribution is defined as :  $L_N(f) = L(f) - 20 \log (N) - 10 \log (F_{\phi})$ , where L(f) is defined as the single side band phase noise measured at an offset frequency, f, in a 1 Hz bandwidth. The offset frequency, f, must be chosen sufficiently smaller than the PLL's loop bandwidth, yet large enough to avoid substantial phase noise contribution from the reference source. N is the value selected for the feedback divider and  $F_{\phi}$  is the RF/IF phase detector comparison frequency.


Note 11: The synthesizer phase noise is measured with the LMX2330TMEB/LMX2330SLBEB Evaluation boards and the HP8566B Spectrum Analyzer.

#### Typical Performance Characteristics S**南凯帕州**2330U"供应商

LMX2330U  $f_{IN}$  RF Input Power Vs Frequency  $V_{CC} = V_P$  RF = 3.0V




LMX2330U  $f_{IN}$  RF Input Power Vs Frequency  $V_{CC} = V_P$  RF = 5.5V




10136643

# Typical Performance Characteristics 可"LSensituvity 应商tinued)






### LMX2331U $f_{IN}$ RF Input Power Vs Frequency $V_{CC} = V_{P}$ RF = 5.5V




# Typical Performance Characteristics S**maitiwity**23級場場遊商






LMX2332U  $f_{IN}$  RF Input Power Vs Frequency  $V_{CC} = V_P$  RF = 5.5V



10136647


# Typical Performance Characteristics 可"LSensituvity 应商htinued)




LMX233xU  $\rm f_{IN}$  IF Input Power Vs Frequency  $\rm V_{CC} = \rm V_{P}$  IF = 5.5V


f<sub>IN</sub> IF (MHz)

10136648




# Typical Performance Characteristics S**maitiwity**23級場場遊商







### LMX233xU OSC $_{\rm in}$ Input Voltage Vs Frequency $V_{\rm CC}$ = 5.5V




#### Typical Performance Characteristics நாமான் இசு சய்றை





#### Typical Performance Characteristics C**margeNPump**U"(供麻適)




# Typical Performance Characteristics <u>จ"น**ฟ**ซัน์งิวิทีที่อียีนัลที</u>่ce









Marker 1 = 900 MHz


Marker 2 = 1800 MHz


Marker 3 = 1900 MHz


Marker 4 = 2500 MHz

10136668

10136667







Marker 3 = 1900 MHz

Marker 4 = 2500 MHz

Marker 1 = 900 MHz

Marker 2 = 1800 MHz

Marker 3 = 1900 MHz

Marker 4 = 2500 MHz

10136669


#### 查询"LMX2330U"供应商

# Typical Performance Characteristics Input Impedance (Continued)

# LMX233xU TSSOP and LMX233xU CSP fin RF Input Impedance Table

				F F	MX233xU TSSOP Zfiw BF	SSOP	Zf™RF							F	LMX233xU CSP		Zfi⊾RF			
		/cc = V <sub>P</sub>	$V_{cc} = V_P RF = 3.0V (T_A =$		25°C)		V <sub>CC</sub> = V <sub>P</sub>	, RF = 5.5V	T <sub>A</sub> =	25°C)	>	V <sub>CC</sub> = V <sub>P</sub>	RF = 3.0V	TA =	ဌ	'I I	V <sub>cc</sub> = V <sub>P</sub>	RF = 5.5V	V (T <sub>A</sub> = 25°C)	(5)
f <sub>IN</sub> RF	Ē	ŕ	28 Zfiu BF	7m Zfiu RF	Zf <sub>tw</sub> RFI	Ξ	Ļ	28. 21RF	74 RF	Zfw RFI	Ē		28.7fRF	9.e. 7f RF	Zf <sub>lw</sub> RFI	Ē	Ę	28. 21RF	2f RF	Zfiv RFI
(MHz)		1		(D)			1.7	(C)	(D)	(IJ		-	(D)	(G)	(C)		17	(D)	(C)	(C)
100	0.862	-6.23	0.862 -6.23 439.774 -319.86	-319.866	543.798	0.862	-6.07	448.230	-318.841	550.064	0.864	-6.44	431.004	-330.013	542.838	0.864	-6.30	438.240	-327.814	547.281
200	0.834	-9.30	0.834 -9.30 307.614 -272.27	-272.274	410.803	0.834	-9.00	316.479 -271.581		417.031	0.836	-9.88	291.252	-9.88 291.252 -277.923 402.577		0.836	-9.57	300.190	-277.552	408.838
300	0.820	-12.11	0.820 -12.11 237.700 -249.291	-249.291	344.452	0.821	-11.66	-11.66 247.264	-251.098	352.406	0.821 -	-13.24	215.318	-248.361	328.702	0.821	-12.76	224.624	-249.637	335.819
400	0.808	-15.25	0.808 -15.25 185.048 -227.171	-227.171		0.808	-14.61	293.001 0.808 -14.61 194.668 -229.054	-229.054	300.601	0.808	16.88	163.190	-219.893	0.808 -16.88 163.190 -219.893 273.832 0.808 -16.24 171.345	0.808	-16.24	171.345	-222.518	280.844
200	0.796	-18.51	0.796 -18.51 147.785 -203.92	-203.923	251.843	0.796	-17.66	156.935	-207.313	0.796 -17.66 156.935 -207.313 260.014 0.793 -20.90 126.193 -191.939 229.707	0.793	20.90	126.193	-191.939	229.707	0.794	-20.00	0.794 -20.00 133.885	-196.200	237.528
009	0.781	-21.81	0.781 -21.81 122.091 -181.461	-181.461	218.710	0.782	0.782 -20.70	130.906	-185.850	227.325	0.775 -24.82		102.956	-168.026	197.060	0.777	-23.70	109.531	-172.887	204.663
700	0.765	-24.72	106.107	0.765 -24.72 106.107 -163.758	195.129	0.767	-23.45	113.780	195.129 0.767 -23.45 113.780 -168.514 203.329	203.329	0.749 -28.29	-28.29	90.820	-146.582	90.820 -146.582 172.437 0.752 -27.02	0.752	-27.02	96.279	-151.333	179.363
800	0.760	-28.35	0.760 -28.35 87.984	-150.524	174.352		0.762 -26.97	94.255	-155.481	181.819	0.742 -31.22		79.737	-136.782 158.327	$\overline{}$	0.746 -29.85	-29.85	84.470	-141.473	164.772
006	0.747	-32.60	73.777	-134.500	0.747 -32.60 73.777 -134.500 153.406	0.750	0.750 -30.95	79.270	79.270 -139.668	160.596	0.739 -36.04		64.577	-123.951	139.764	0.742 -34.37	-34.37	900.69	-128.610	145.954
1000	0.732	-36.68	0.732 -36.68 64.122 -120.90	-120.908	136.859 0.735 -34.73	0.735	-34.73		-126.104	69.215 -126.104 143.851 0.719 -41.44	0.719 -	41.44	55.019	55.019 -108.415 121.577		0.723 -39.46	-39.46	58.684	-113.123	127.439
1100	0.717	-41.25	0.717 -41.25 55.780	-108.398	121.908	0.720	0.720 -39.12	60.041	-113.215	128.151	0.694 -	-47.27	48.056	-94.403	105.931	0.698	-45.08	51.159	-98.547	111.035
1200		-46.24	0.698 -46.24 49.180	-96.605	108.403 0.702 -43.84	0.702	-43.84	52.848	52.848 -101.254	114.216 0.669 -53.59	- 699.0	-53.59	42.269	-82.401	92.610	0.674 -51.01	-51.01	45.061	-86.388	97.434
1300	0.678	-51.43	1300 0.678 -51.43 43.982	-86.291	96.853	0.683	0.683 -48.77	47.173	-90.676	102.212 0.641 -60.42	0.641	-60.42	37.856	-71.653	81.039	0.647 -57.50	-57.50	40.230	-75.400	85.461
1400	0.663	0.663 -56.68	39.397	-77.901	87.296	0.667	-53.71	42.317	-82.070	92.337	0.610 -68.33	-68.33	34.108	-61.481	70.308	0.613	-64.90	36.477	-64.872	74.424
1500		0.649 -62.08	35.566	-70.500	78.963	0.653	0.653 -58.74	38.281	-74.569	83.821	0.577 -77.01	-77.01	31.049	-52.388	868.09	0.581 -73.18	-73.18	33.064	-55.554	64.649
1600	0.630	-67.58	1600 0.630 -67.58 32.912	-63.544	71.562	0.634	0.634 -63.96	35.335	-67.423	76.121	0.539 -84.86	-84.86	29.732	-44.952	53.895	0.543 -80.36	-80.36	31.654	-48.119	57.597
1700	0.608	0.608 -72.22	31.565	-57.996	66.030	0.614	0.614 -68.51	33.590	-61.632	70.191	0.477	-27.97	100.359	-58.171	115.999	0.487	-84.99	33.106	-42.105	53.562
1800	0.596	-75.66	1800 0.596 -75.66 30.440 -54.462	-54.462	62.392	0.601	0.601 -71.81	32.358	-57.943	998.99	0.455 89.90	89.90	32.829	-37.624	49.933	0.468 -85.87	-85.87	33.886	-40.554	52.847
1900	0.598	-80.06	1900 0.598 -80.06 27.915	-51.164	58.284	0.602	0.602 -76.22	29.678	-54.335	61.912	0.493	87.34	29.357	-38.214	48.189	0.500 -88.90	-88.90	29.576	-39.369	49.241
2000	0.607	0.607 -85.31	24.914	-47.651	53.771	0.607	0.607 -81.32	26.675	-50.603	57.203	0.520 79.89	79.89	25.120	-35.225	43.264	0.521	84.05	26.396	-37.576	45.921
2100	0.612	89.24	2100 0.612 89.24 22.502	-43.994	49.414	0.611	0.611 -86.42	21.612	45.064	47.292	0.529 70.97	70.97	22.177	-30.771	37.930	0.525 75.52	75.52	23.556	-33.043	40.580
2200	0.605	84.09	2200 0.605 84.09 21.289	-40.358	45.629	0.602	88.61	22.901	-43.251	48.940	0.531	61.99	20.155	-26.331	33.159	0.524 66.93	66.93	21.544	-28.595	35.802
2300	0.594	0.594 78.44	20.367	-36.566	41.855	0.589	0.589 83.13	21.961	-39.298	45.018	0.533	52.71	18.533	-21.975	28.747	0.525	57.61	19.706	-24.119	31.146
2400	0.590	72.27	2400 0.590 72.27 19.111	-32.907	38.054	0.584	0.584 77.11	20.598	-35.536	41.074	0.550 43.18	43.18	16.578	-17.883	24.385	0.537	47.69	17.671	-19.749	26.501
2500	0.586	67.24	2500 0.586 67.24 18.297	-30.064	35.194	0.576	0.576 72.09	19.792	-32.516	38.066	0.583 34.44	34.44	14.340 -14.328	-14.328	20.272	0.566 38.69		15.416	-16.055	22.257

10136670



# 查询"LMX2330U"供应商


Typical Performance Characteristics Input Impedance (Continued)

LMX233xU TSSOP and LMX233xU CSP fin IF Input Impedance Table

				LM	LMX233xU TSSOP	SSOP	Zfin IF							5	LMX233xU CSP		Zfin IF			
		V <sub>cc</sub> = V	$= V_P IF = 3.0V (T_A = 25^{\circ}C)$	/ (T <sub>A</sub> = 25	(၃		V <sub>CC</sub> = V <sub>F</sub>	V <sub>P</sub> IF = 5.5\	$5.5V (T_A = 25^{\circ}C)$	ဌ		V <sub>CC</sub> = V <sub>P</sub>	V <sub>P</sub> IF = 3.0V	/ (T <sub>A</sub> = 25°C)	ဥ		V <sub>cc</sub> = V	V <sub>P</sub> IF = 5.5V	V (T <sub>A</sub> = 25°C)	<u>ပ</u>
f <sub>in</sub> IF (MHz)	딥	77	28. Zf <sub>in</sub> IF (Ω)	?m Zf <sub>IN</sub> IF (Ω)	IZf <sub>in</sub> IFI (Ω)	드	77	28 Zfin IF (Ω)	% Zfin IF (Ω)	IZf <sub>in</sub> IFI (Ω)	딥	7	2ξin IF (Ω)	% Zf <sub>in</sub> IF (Ω)	IZf <sub>in</sub> IFI (Ω)	드	77	Zfin IF (Ω)	<i>%</i> Zf <sub>iN</sub> IF (Ω)	IZf <sub>in</sub> IFI (Ω)
50	0.884	0.884 -3.93		621.523 -345.924 711.305 0.885	711.305		-3.81	630.568	-340.995	716.864	0.899	-1.69	874.934 -242.583		907.940	0.899	-1.67	874.127	-239.189	906.261
75	0.873	-5.30	503.424	503.424 -340.786 607.923		0.873	-5.18	511.352	-338.259	613.107	0.891	-3.44	683.122	-354.024	769.408	0.891	-3.33	692.599	-349.036	775.577
100	0.861	-6.42	0.861 -6.42 429.629 -319.996 535.704 0.861	-319.996	535.704	0.861	-6.24	438.666 -318.001		541.805 0.880	0.880	-4.98	535.334	-360.736	535.334  -360.736   645.533   0.879	0.879	-4.85	543.967	-357.157	650.739
125	0.851	-7.27		384.494 -301.186 488.414		0.852	-7.10	391.664	-300.482	493.650	0.868	-6.23	445.309	-339.295	559.840	0.868	-6.06	454.188	-337.263	565.715
150	0.844	-8.11	0.844 -8.11 349.099 -288.744 453.038 0.844	-288.744	453.038	0.844	-7.90	356.461 -287.182	-287.182	457.753 0.858 -7.26	0.858		388.975 -319.049	-319.049	503.085 0.858	0.858	-7.07	397.015	-317.892	508.603
175	0.837	-8.85		322.082 -276.707 424.622	424.622	0.837	-8.57	330.546	-275.058	430.020	0.850	-8.18	348.616 -303.517	-303.517	462.229	0.850	-7.98	356.200	-303.914	468.233
200	0.832	-9.54	0.832 -9.54 300.314 -268.356 402.745 0.832	-268.356	402.745	0.832	-9.22	309.296	-267.480	309.296  -267.480   408.913   0.843  -9.07	0.843	$\overline{}$	316.481 -291.646	-291.646	430.369 0.844 -8.84	0.844	-8.84	324.033	-291.128	435.606
225	0.827	-10.29	0.827  -10.29   279.576  -260.995   382.467	-260.995		0.827	-9.95	288.264	-260.187	388.322	0.838	-9.93	289.893 -282.342		404.666	0.839	-9.66	297.640	-282.345	410.254
250	0.823	-11.04	0.823 -11.04 261.205 -254.758 364.870 0.823 -10.64 270.659 -254.417	-254.758	364.870	0.823	-10.64	270.659		371.462 0.834 -10.77 267.263 -274.027	0.834	10.77	267.263	-274.027	382.780 0.834 -10.45	0.834	-10.45	275.672	-273.085	388.034
275	0.819	-11.80	0.819 -11.80 244.399 -248.227 348.350 0.8	-248.227	348.350		-11.38	18-11.38 253.507	-247.511	354.299	0.830	11.63	0.830 -11.63 247.024 -265.175	-265.175	362.407	0.829	0.829 -11.24	256.102	-265.264	368.719
300	0.814	-12.58	0.814 -12.58 228.964 -241.239 332.597 0.8	-241.239	332.597		-12.14	237.587	-241.965	5-12.14 237.587 -241.965 339.109 0.826 -12.50 228.671 -257.705 344.532 0.826 -12.08	0.826	12.50	228.671	-257.705	344.532	0.826	-12.08	237.603	-257.879	350.652
325	0.812	-13.36	0.812 -13.36 214.910 -236.082 319.251	-236.082		0.811	-12.84	0.811 -12.84 224.277	-236.738	326.106 0.823 -13.38 212.305 -250.287	0.823	13.38	212.305		328.203	0.822	0.822 -12.90	221.471	-251.212	334.899
350	0.807	-14.18	0.807 -14.18 201.728 -228.591 304.874 0.807 -13.62 210.927 -230.202 312.223 0.819 -14.23 198.231 -242.453 313.176 0.819 -13.73	-228.591	304.874	0.807	-13.62	210.927	-230.202	312.223	0.819	.14.23	198.231	-242.453	313.176	0.819	-13.73	206.868	-244.557	320.316
375	0.804	-14.98	0.804 -14.98 189.889 -223.629 293.373 0.804 -14.44 198.121	-223.629	293.373	0.804	-14.44	198.121	-224.602	299.497	0.816 -15.21		183.656 -234.712		298.025	0.815	0.815 -14.63	192.740	-236.735	305.274
400	0.801	-15.85	0.801 -15.85   178.372   -217.315   281.144   0.801   -15.20   187.401   -219.200   288.388   0.812   -16.09   172.185   -227.189   285.066	-217.315	281.144	0.801	-15.20	187.401	-219.200	288.388	0.812	16.09	172.185	-227.189	285.066	0.812	0.812 -15.48	180.755	-229.880	292.433
425	0.797	-16.72	0.797 -16.72 167.895 -211.342 269.915	-211.342	269.915	0.797	-16.02	0.797 -16.02 176.917	-213.413	277.208 0.809 -17.02 160.959	0.809	.17.02	160.959	-220.345 272.873	272.873	0.808	0.808 -16.36	169.600	-222.898	280.085
450	0.794	-17.57	0.794 -17.57 158.542 -205.691 259.700 0.794 -16.81 167.586 -208.198 267.267 0.805 -17.99 150.694 -213.253 261.124 0.805 -17.28	-205.691	259.700	0.794	-16.81	167.586	-208.198	267.267	0.805	.17.99	150.694	-213.253	261.124	0.805	-17.28	158.914	-216.102	268.242
475	0.790	-18.41	0.790 -18.41 150.375 -199.750 250.026 0.791 -17.67	-199.750	250.026	0.791	-17.67	158.301	-202.585	257.099	0.802 -18.98		141.126	-206.449 250.075	250.075		0.802 -18.16	149.611	-210.221	258.024
200	0.787	-19.24	0.787 -19.24 142.803 -194.502 241.295 0.787 -18.43 150.871 -197.426 248.474 0.799 -19.92 132.835 -200.384 240.414 0.799 -19.09 140.765	-194.502	241.295	0.787	-18.43	150.871	-197.426	248.474	0.799	19.92	132.835	-200.384	240.414	0.799	-19.09	140.765	-204.004	247.856
525	0.783	-20.10	0.783 -20.10 135.793 -188.890 232.635 0.783 -19.20 144.065	-188.890	232.635	0.783	-19.20		-192.240	240.231 0.796 -20.90	0.796	-20.90	125.186	-193.960	-193.960 230.851		0.796 -20.03	132.797	-197.693	238.154
550	0.779	-20.93	0.779  -20.93   129.745  -183.353   224.616   0.780  -19.97   137.814   -187.051   232.338   0.793  -21.89   118.197	-183.353	224.616	0.780	-19.97	137.814	-187.051	232.338	0.793	-21.89	118.197	-187.808	221.906	0.792	-20.97	221.906 0.792 -20.97 125.698	-191.502	229.070
575	0.775	-21.73	0.775 -21.73 124.298 -178.182 217.253 0.776	-178.182	217.253	0.776	-20.75	131.867	-182.250	224.954 0.789 -22.85 112.161 -181.851	0.789	-22.85	112.161	-181.851	213.658	0.789	-21.92	118.871	213.658 0.789 -21.92 118.871 -185.881	220.640
009	0.770	-22.59	0.770 -22.59 119.110 -172.763 209.843 0.771 -21.53 126.693 -176.798	-172.763	209.843	0.771	-21.53	126.693	-176.798	217.506	0.785	-23.86	106.393	-175.910	205.581	0.785	-22.85	113.154	217.506 0.785 -23.86 106.393 -175.910 205.581 0.785 -22.85 113.154 -180.132	212.723
																				10136675


# Typical Performance Characteristics อ"แพ่ชน์งใหม่อัฮต์ลักัด (Continued)

#### $\mbox{LMX233xU TSSOP OSC}_{\mbox{\scriptsize in}} \mbox{ Input Impedance Vs Frequency}$ $T_A = +25^{\circ}C$



10136676

#### LMX233xU CSP OSC<sub>in</sub> Input Impedance Vs Frequency $T_A = +25^{\circ}C$



10136677

# Typical Performance Characteristics Input Impedance (Continued)


23 www.national.com

10136678

# LMX2330U/LMX2331U/LMX332U

#### **Charge Pump Current Specification Definitions**

旬"LMX2330U"供应商



I1 = Charge Pump Sink Current at  $VD_0 = V_P - \Delta V$ 

I2 = Charge Pump Sink Current at  $VD_0 = V_P/2$ 

I3 = Charge Pump Sink Current at  $VD_0 = \Delta V$ 

I4 = Charge Pump Source Current at  $VD_0 = V_P - \Delta V$ 

I5 = Charge Pump Source Current at  $VD_0 = V_P/2$ 

I6 = Charge Pump Source Current at  $VD_0 = \Delta V$ 

 $\Delta V = Voltage$  offset from the positive and negative rails. Dependent on the VCO tuning range relative to  $V_{CC}$  and GND. Typical values are between 0.5V and 1.0V.

 $V_P$  refers to either  $V_P$  RF or  $V_P$  IF

VDo refers to either VDo RF or VDo IF

 ${\rm ID_o}$  refers to either  ${\rm ID_o}$  RF or  ${\rm ID_o}$  IF

#### Charge Pump Output Current Magnitude Variation Vs Charge Pump Output Voltage

$$ID_{o} Vs VD_{o} = \frac{(|I1| - |I3|)}{(|I1| + |I3|)} \times 100\%$$
$$= \frac{(|I4| - |I6|)}{(|I4| + |I6|)} \times 100\%$$

#### Charge Pump Output Sink Current Vs Charge Pump Output Source Current Mismatch

$$ID_{o}$$
 SINK Vs  $ID_{o}$  SOURCE =  $\frac{|12| - |15|}{\frac{1}{2}(|12| + |15|)} \times 100\%$ 

#### **Charge Pump Output Current Magnitude Variation Vs Temperature**

$$ID_{o} \text{ Vs } T_{A} = \frac{|I_{2}||_{T_{A}} - |I_{2}||_{T_{A} = 25^{\circ}C}}{|I_{2}||_{T_{A} = 25^{\circ}C}} \times 100\%$$

$$= \frac{|I_{5}||_{T_{A}} - |I_{5}||_{T_{A} = 25^{\circ}C}}{|I_{5}||_{T_{A} = 25^{\circ}C}} \times 100\%$$

#### **Test Setups**

查询"LMX2330U"供应商

#### LMX233xU Charge Pump Test Setup DC Power Supply 2.7V - 5.5VLMX2330SLBEB **EVALUATION** SEMICONDUCTOR **BOARD** = 0.1 μF **PARAMETER** <u></u> = 100 pl **ANALYZER** D, RF 100 pF 100 pF GND LMX233xU f<sub>IN</sub> If 3 dB RF OUT f<sub>IN</sub> RF PLL f<sub>IN</sub> I PAD $\overline{\mathsf{f}_\mathsf{IN}}$ RF CODE LOADER LE 100 pF GND Data SIGNAL GENERATOR $\mu$ WIRE 10 MHz REF PC 0Ω

The block diagram above illustrates the setup required to measure the LMX233xU device's RF charge pump sink current. The same setup is used for a LMX2330TMEB Evaluation Board. The IF charge pump measurement setup is similar to the RF charge pump measurement setup. The purpose of this test is to assess the functionality of the RF charge pump.


This setup uses an open loop configuration. A power supply is connected to  $V_{cc}$  and swept from 2.7V to 5.5V. By means of a signal generator, a 10 MHz signal is typically applied to the f<sub>IN</sub> RF pin. The signal is one of two inputs to the phase detector. The 3 dB pad provides a 50  $\Omega$  match between the PLL and the signal generator. The  $OSC_{in}$  pin is tied to  $V_{cc}$ . This establishes the other input to the phase detector. Alternatively, this input can be tied directly to the ground plane. With the Do RF pin connected to a Semiconductor Parameter Analyzer in this way, the sink, source, and TRI-STATE currents can be measured by simply toggling the Phase Detector Polarity and Charge Pump State states in Code Loader, Similarly, the LOW and HIGH currents can be measured by switching the Charge Pump Gain's state between 1X and 4X in Code Loader.

Let F<sub>r</sub> represent the frequency of the signal applied to the OSC<sub>in</sub> pin, which is simply zero in this case (DC), and let F<sub>p</sub> represent the frequency of the signal applied to the fin RF pin. The phase detector is sensitive to the rising edges of F<sub>r</sub> and F<sub>p</sub>. Assuming positive VCO characteristics; the charge pump turns ON and sinks current when the first rising edge of F<sub>p</sub> is detected. Since F<sub>r</sub> has no rising edge, the charge pump continues to sink current indefinitely.

LEVEL SHIFT

Toggling the Phase Detector Polarity state to negative VCO characteristics allows the measurement of the RF charge pump source current. Likewise, selecting TRI-STATE (TRI-STATE ID, RF Bit = 1) for Charge Pump State in Code Loader facilitates the measurement of the TRI-STATE cur-

The measurements are repeated at different temperatures, namely  $T_A = -40^{\circ}C$ ,  $+25^{\circ}C$ , and  $+85^{\circ}C$ .



The block diagram above illustrates the setup required to measure the LMX233xU device's RF input sensitivity level. The same setup is used for a LMX2330TMEB Evaluation Board. The IF input sensitivity test setup is similar to the RF sensitivity test setup. The purpose of this test is to measure the acceptable signal level to the  $f_{\rm IN}$  RF input of the PLL chip. Outside the acceptable signal range, the feedback divider begins to divide incorrectly and miscount the frequency.

The setup uses an open loop configuration. A power supply is connected to  $V_{\rm cc}$  and swept from 2.7V to 5.5V. The IF PLL is powered down (PWDN IF Bit = 1). By means of a signal generator, an RF signal is applied to the  $f_{\rm IN}$  RF pin. The 3 dB pad provides a 50  $\Omega$  match between the PLL and the signal generator. The OSC $_{\rm in}$  pin is tied to  $V_{\rm cc}$ . The N value is typically set to 10000 in Code Loader, i.e. RF N\_CNTRB Word = 156 and RF N\_CNTRA Word = 16 for PRE RF Bit = 1 (LMX2330U) or PRE RF = 0 (LMX2331U and LMX2332U). The feedback divider output is routed to the  $F_{\rm o}$ LD pin by selecting the **RF PLL N Divider Output** word ( $F_{\rm o}$ LD Word =

6 or 14) in Code Loader. A Universal Counter is connected to the  $F_o LD$  pin and tied to the 10 MHz reference output of the signal generator. The output of the feedback divider is thus monitored and should be equal to  $f_{\mathsf{IN}}$  RF / N.

The  $f_{\rm IN}$  RF input frequency and power level are then swept with the signal generator. The measurements are repeated at different temperatures, namely  $T_{\rm A} = -40\,^{\circ}{\rm C}$ ,  $+25\,^{\circ}{\rm C}$ , and  $+85\,^{\circ}{\rm C}$ . Sensitivity is reached when the frequency error of the divided RF input is greater than or equal to 1 Hz. The power attenuation from the cable and the 3 dB pad must be accounted for. The feedback divider will actually miscount if too much or too little power is applied to the  $f_{\rm IN}$  RF input. Therefore, the allowed input power level will be bounded by the upper and lower sensitivity limits. In a typical application, if the power level to the  $f_{\rm IN}$  RF input approaches the sensitivity limits, this can introduce spurs and degradation in phase noise. When the power level gets even closer to these limits, or exceeds it, then the RF PLL loses lock.

#### Test Setups (Continued) 查询"LMX2330U"供应商 LMX233xU OSC<sub>in</sub> Sensitivity Test Setup DC Power Supply 2.7V - 5.5VLMX2330SLBEB **EVALUATION** BOARD D<sub>o</sub> RF GNI IF OUT GND LMX233xU fin RF OUT 100 pF f<sub>IN</sub> RF PLL $\overline{f_{IN}}$ CODE f<sub>IN</sub> RF GNE 100 pF LOADER GND Data $\mu$ WIRE SIGNAL GENERATOR PC 2 MHz - 100 MHz 1000 pF 10 MHz REF OUT GND

UNIVERSAL COUNTER

10136641

LEVEL SHIFT

The block diagram above illustrates the setup required to measure the LMX233xU device's OSC $_{in}$  buffer sensitivity level. The same setup is used for a LMX2330TMEB Evaluation Board. This setup is similar to the  $f_{IN}$  sensitivity setup except that the signal generator is now connected to the OSC $_{in}$  pin and both  $f_{IN}$  pins are tied to  $V_{CC}$ . The 51  $\Omega$  shunt resistor matches the OSC $_{in}$  input to the signal generator. The R counter is typically set to 1000, i.e. RF R\_CNTR Word = 1000 or IF R\_CNTR Word = 1000. The reference divider output is routed to the  $F_{o}$ LD pin by selecting the **RF PLL R Divider Output** word ( $F_{o}$ LD Word = 2 or 10) or the **IF PLL R Divider Output** word ( $F_{o}$ LD Word = 1 or 9) in Code Loader.

Similarly, a Universal Counter is connected to the  $F_oLD$  pin and is tied to the 10 MHz reference output from the signal generator. The output of the reference divider is monitored and should be equal to  $OSC_{in}/$  RF R\_CNTR or  $OSC_{in}/$  IF R\_CNTR.

Again,  $V_{CC}$  is swept from 2.7V to 5.5V. The OSC<sub>in</sub> input frequency and voltage level are then swept with the signal generator. The measurements are repeated at different temperatures, namely  $T_A = -40^{\circ}\text{C}$ ,  $+25^{\circ}\text{C}$ , and  $+85^{\circ}\text{C}$ . Sensitivity is reached when the frequency error of the divided input signal is greater than or equal to 1 Hz.

#### Test Setups (Continued) 旬"LMX2330U"供应商 LMX233xU f<sub>IN</sub> Impedance Test Setup DC Power Supply 2.7V - 5.5V LMX2330SLBEB **EVALUATION >**18Ω **BOARD** 100 pF D, RF 100 pF IF OUT GND LMX233xU $f_{\mathsf{IN}}$ IF 100 pF NETWORK ANALYZER f<sub>IN</sub> RF $\overline{f_{\mathsf{IN}}}$ RF CODE GND LOADER Data OSC: $\mu$ WIRE PC 0Ω LEVEL SHIFT BUFFFR 10136679

The block diagram above illustrates the setup required to measure the LMX233xU device's RF input impedance. The IF input impedance and reference oscillator impedance setups are very much similar. The same setup is used for a LMX2330TMEB Evaluation Board. Measuring the device's input impedance facilitates the design of appropriate matching networks to match the PLL to the VCO, or in more critical situations, to the characteristic impedance of the printed circuit board (PCB) trace, to prevent undesired transmission line effects.

Before the actual measurements are taken, the Network Analyzer needs to be calibrated, i.e. the error coefficients need to be calculated. Therefore, three standards will be used to calculate these coefficients: an **open**, **short** and a **matched load**. A 1-port calibration is implemented here.


To calculate the coefficients, the PLL chip is first removed from the PCB. The Network Analyzer port is then connected to the RF OUT connector of the evaluation board and the desired operating frequency is set. The typical frequency range selected for the LMX233xU device's RF synthesizer is from 100 MHz to 2500 MHz. The standards will be located down the length of the RF OUT transmission line. The transmission line adds electrical length and acts as an offset from the reference plane of the Network Analyzer; therefore, it

must be included in the calibration. Although not shown, 0  $\Omega$  resistors are used to complete the RF OUT transmission line (trace).

To implement an **open** standard, the end of the RF OUT trace is simply left open. To implement a **short** standard, a 0  $\Omega$  resistor is placed at the end of the RF OUT transmission line. Last of all, to implement a **matched load** standard, two 100  $\Omega$  resistors in parallel are placed at the end of the RF OUT transmission line. The Network Analyzer calculates the calibration coefficients based on the measured S<sub>11</sub> parameters. With this all done, calibration is now complete.

The PLL chip is then placed on the PCB. A power supply is connected to  $V_{\rm CC}$  and swept from 2.7V to 5.5V. The  $OSC_{\rm in}$  pin is tied to the ground plane. Alternatively, the  $OSC_{\rm in}$  pin can be tied to  $V_{\rm CC}$ . In this setup, the complementary input  $(\overline{f}_{\rm IN}$  RF) is AC coupled to ground. With the Network Analyzer still connected to RF OUT, the measured  $f_{\rm IN}$  RF impedance is displayed.

**Note:** The impedance of the reference oscillator is measured when the oscillator buffer is powered up (PWDN RF Bit = 0 **or** PWDN IF Bit = 0), and when the oscillator buffer is powered down (PWDN RF Bit = 1 **and** PWDN IF Bit = 1).



#### Notes:

- 1. Data is clocked into the 22-bit shift register on the rising edge of Clock
- 2. The MSB of Data is shifted in first.

#### 1.0 Functional Description

询"LHLX2330H4"供应商p (PLL) configuration consists of a high-stability crystal reference oscillator, a frequency synthesizer such as the National Semiconductor LMX233xU, a voltage controlled oscillator (VCO), and a passive loop filter. The frequency synthesizer includes a phase detector, current mode charge pump, programmable reference R and feedback N frequency dividers. The VCO frequency is established by dividing the crystal reference signal down via the reference divider to obtain a comparison reference frequency. This reference signal, F<sub>r</sub>, is then presented to the input of a phase/frequency detector and compared with the feedback signal,  $F_p$ , which was obtained by dividing the VCO frequency down by way of the feedback divider. The phase/frequency detector measures the phase error between the F<sub>r</sub> and F<sub>p</sub> signals and outputs control signals that are directly proportional to the phase error. The charge pump then pumps charge into or out of the loop filter based on the magnitude and direction of the phase error. The loop filter converts the charge into a stable control voltage for the VCO. The phase/frequency detector's function is to adjust the voltage presented to the VCO until the feedback signal's frequency and phase match that of the reference signal. When this "Phase-Locked" condition exists, the VCO frequency will be N times that of the comparison frequency, where N is the feedback divider ratio.

#### 1.1 REFERENCE OSCILLATOR INPUT

The reference oscillator frequency for both the RF and IF PLLs is provided from an external reference via the OSC $_{\rm in}$  pin. The reference buffer circuit supports input frequencies from 5 to 40 MHz with a minimum input sensitivity of 0.5 V $_{\rm PP}$ . The reference buffer circuit has an approximate V $_{\rm CC}/2$  input threshold and can be driven from an external CMOS or TTL logic gate. Typically, the OSC $_{\rm in}$  pin is connected to the output of a crystal oscillator.

#### 1.2 REFERENCE DIVIDERS (R COUNTERS)

The reference dividers divide the reference input signal, OSC<sub>in</sub>, by a factor of R. The output of the reference divider circuits feeds the reference input of the phase detector. This reference input to the phase detector is often referred to as the comparison frequency. The divide ratio should be chosen such that the maximum phase comparison frequency ( $F_{\phi RF}$  or  $F_{\phi IF}$ ) of 10 MHz is not exceeded.

The RF and IF reference dividers are each comprised of 15-bit CMOS binary counters that support a continuous integer divide ratio from 3 to 32767. The RF and IF reference divider circuits are clocked by the output of the reference buffer circuit which is common to both.

#### 1.3 PRESCALERS

The  $f_{\rm IN}$  RF ( $f_{\rm IN}$  IF) and  $\overline{f_{\rm IN}}$  RF ( $\overline{f_{\rm IN}}$  IF) input pins drive the input of a bipolar, differential-pair amplifier. The output of the bipolar, differential-pair amplifier drives a chain of ECL D-type flip-flops in a dual modulus configuration. The output of the prescaler is used to clock the subsequent feedback dividers. The RF and IF PLL complementary inputs can be driven differentially, or the negative input can be AC coupled to ground through an external capacitor for single ended configuration. A 32/33 or a 64/65 prescale ratio can be selected for the 2.5 GHz LMX2330U RF synthesizer. A 64/65 or a 128/129 prescale ratio can be selected for both the LMX2331U and LMX2332U RF synthesizers. The IF circuitry contains an 8/9 or a 16/17 prescaler.

#### 1.4 PROGRAMMABLE FEEDBACK DIVIDERS (N COUNTERS)

The programmable feedback dividers operate in concert with the prescalers to divide the input signal,  $f_{\text{IN}}$ , by a factor of N. The output of the programmable reference divider is provided to the feedback input of the phase detector circuit. The divide ratio should be chosen such that the maximum phase comparison frequency  $(F_{\varphi \text{RF}} \text{ or } F_{\varphi \text{IF}})$  of 10 MHz is not exceeded.

The programmable feedback divider circuit is comprised of an A counter (swallow counter) and a B counter (programmble binary counter). The RF N\_CNTRA counter is a 7-bit CMOS swallow counter, programmable from 0 to 127. The IF N\_CNTRA counter is also a 7-bit CMOS swallow counter, but programmable from 0 to 15. The three most significant bits are 'don't cares' in this case. The RF N\_CNTRB and IF N\_CNTRB counters are both 11-bit CMOS binary counters, programmable from 3 to 2047. A continuous integer divide ratio is achieved if  $N \ge P^*$  (P-1), where P is the value of the prescaler selected. Divide ratios less than the minimum continuous divide ratio are achievable as long as the binary programmable counter value is greater than the swallow counter value (N\_CNTRB ≥ N\_CNTRA). Refer to **Sections** 2.6.1, 2.6.2, 2.7.1 and 2.7.2 for details on how to program the N CNTRA and N CNTRB counters. The following equations are useful in determining and programming a particular value of N:

 $N = (P \times N\_CNTRB) + N\_CNTRA$   $f_{IN} = N \times F_{\phi}$ 

#### Definitions:

 $F_{\phi}$ : RF or IF phase detector comparison

frequency

f<sub>IN</sub>: RF or IF input frequencyN\_CNTRA: RF or IF A counter valueN\_CNTRB: RF or IF B counter value

P: Preset modulus of the dual modulus

prescaler

LMX2330U RF synthesizer: P = 32 or 64 LMX2331U RF synthesizer: P = 64 or 128 LMX2332U RF synthesizer: P = 64 or 128 LMX233xU IF synthesizer: P = 8 or 16


#### 1.5 PHASE/FREQUENCY DETECTORS

The RF and IF phase/frequency detectors are driven from their respective N and R counter outputs. The maximum frequency for both the RF and IF phase detector inputs is 10 MHz. The phase/frequency detector outputs control the respective charge pumps. The polarity of the pump-up or pump-down control signals are programmed using the **PD\_POL RF** or **PD\_POL IF** control bits, depending on whether the RF or IF VCO characteristics are positive or negative. Refer to **Sections 2.4.2** and **2.5.2** for more details. The phase/frequency detectors have a detection range of  $-2\pi$  to  $+2\pi$ . The phase/frequency detectors also receive a feedback signal from the charge pump in order to eliminate dead zone.

#### 1.0 Functional Description (Continued)

PHARACTERISTICS

PUMP CHARACTERISTICS



#### Notes:

- 1. The minimum width of the pump-up and pump-down current pulses occur at the Do RF or Do IF pins when the loop is phase locked.
- 2. The diagram assumes positive VCO characteristics, i.e. PD\_POL RF or PD\_POL IF = 1.
- 3.  $F_r$  is the phase detector input from the reference divider (R counter).
- 4. Fp is the phase detector input from the programmable feedback divder (N counter).
- 5. Do refers to either the RF or IF charge pump output.

#### 1.6 CHARGE PUMPS

The charge pump directs charge into or out of an external loop filter. The loop filter converts the charge into a stable control voltage which is applied to the tuning input of the VCO. The charge pump steers the VCO control voltage towards  $V_{\rm P}$  RF or  $V_{\rm P}$  IF during pump-up events and towards GND during pump-down events. When locked,  $D_{\rm o}$  RF or  $D_{\rm o}$  IF are primarily in a TRI-STATE mode with small corrections occuring at the phase comparator rate. The charge pump output current magnitude can be selected by toggling the  $ID_{\rm o}$  RF or  $ID_{\rm o}$  IF control bits.

#### 1.7 MICROWIRE SERIAL INTERFACE

The programmable register set is accessed via the MI-CROWIRE serial interface. The interface is comprised of three signal pins: Clock, Data and LE (Latch Enable). Serial data is clocked into the 22-bit shift register on the rising edge of Clock. The last two bits decode the internal control register address. When LE transitions HIGH, data stored in the shift register is loaded into one of four control registers depending on the state of the address bits. The MSB of Data is loaded in first. The synthesizers can be programmed even in power down mode. A complete programming description is provided in **Section 2.0 Programming Description**.

#### 1.8 MULTI-FUNCTION OUTPUTS

The LMX233xU device's  $F_oLD$  output pin is a multi-function output that can be configured as the RF FastLock output, a push-pull analog lock detect output, counter reset, or used to monitor the output of the various reference divider (R counter) or feedback divider (N counter) circuits. The  $F_oLD$  control word is used to select the desired output function. When the PLL is in powerdown mode, the  $F_oLD$  output is pulled to a LOW state. A complete programming description of the multi-function output is provided in **Section 2.8**  $F_oLD$ .

#### 1.8.1 Push-Pull Analog Lock Detect Output

An analog lock detect status generated from the phase detector is available on the  $F_oLD$  output pin if selected. The lock detect output goes HIGH when the charge pump is inactive. It goes LOW when the charge pump is active during a comparison cycle. When viewed with an oscilloscope, narrow negative pulses are observed when the charge pump turns on. The lock detect output signal is a push-pull configuration.

Three separate lock detect signals are routed to the multiplexer. Two of these monitor the 'lock' status of the individual synthesizers. The third detects the condition when both the RF and IF synthesizers are in a 'locked state'. External circuitry however, is required to provide a steady DC signal to indicate when the PLL is in a locked state. Refer to  $\bf Section~2.8~F_oLD$  for details on how to program the different lock detect options.

#### 1.0 Functional Description (Continued)

#### 旬"LMX2330U"供应商 prain FastLock Output

The LMX233xU Fastlock feature allows faster loop response time during lock aquisition. The loop response time (lock time) can be approximately halved if the loop bandwidth is doubled. In order to achieve this, the same gain/ phase relationship at twice the loop bandwidth must be maintained. This can be achieved by increasing the charge pump current from 0.95 mA (ID, RF Bit = 0) in the steady state mode, to 3.8 mA (ID, RF Bit = 1) in Fastlock. When the  $F_0LD$  output is configured as a FastLock output, an open drain device is enabled. The open drain device switches in a parallel resistor R2' to ground, of equal value to resistor R2 of the external loop filter. The loop bandwidth is effectively doubled and stability is maintained. Once locked to the correct frequency, the PLL will return to a steady state condition. Refer to Section 2.8 FoLD for details on how to configure the FoLD output to an open drain Fastlock output.

#### 1.8.3 Counter Reset

Three separate counter reset functions are provided. When the  $F_oLD$  is programmed to **Reset IF Counters**, both the IF feedback divider and the IF reference divider are held at their load point. When the **Reset RF Counters** is programmed, both the RF feedback divider and the RF reference divider are held at their load point. When the **Reset All Counters** mode is enabled, all feedback dividers and reference dividers are held at their load point. When the device is programmed to normal operation, both the feedback divider and reference divider are enabled and resume counting in 'close' alignment to each other. Refer to **Section 2.8 F\_oLD** for more details.

#### 1.8.4 Reference Divider and Feedback Divider Output

The outputs of the various N and R dividers can be monitored by selecting the appropriate  $F_oLD$  word. This is essential when performing  $OSC_{in}$  or  $f_{IN}$  sensitivity measurements. Refer to the **Test Setups** section for more details. Refer to **Section 2.8**  $F_oLD$  for more details on how to route the appropriate divider output to the  $F_oLD$  pin.

#### 1.9 POWER CONTROL

Each synthesizer in the LMX233xU device is individually power controlled by device powerdown bits. The powerdown word is comprised of the PWDN RF (PWDN IF) bit, in conjuction with the TRI-STATE ID<sub>o</sub> RF (TRI-STATE ID<sub>o</sub> IF) bit. The powerdown control word is used to set the operating mode of the device. Refer to Sections 2.4.4, 2.5.4, 2.6.4, and 2.7.4 for details on how to program the RF or IF powerdown bits.

When either the RF synthesizer or the IF synthesizer enters the powerdown mode, the respective prescaler, phase detector, and charge pump circuit are disabled. The Do RF (Do IF),  $f_{IN}$  RF ( $f_{IN}$  IF), and  $\overline{f_{IN}}$  RF ( $\overline{f_{IN}}$  IF) pins are all forced to a high impedance state. The reference divider and feedback divider circuits are held at the load point during powerdown. The oscillator buffer is disabled when both the RF and IF synthesizers are powered down. The OSC<sub>in</sub> pin is forced to a HIGH state through an approximate 100  $k\Omega$  resistance when this condition exists. When either synthesizer is activated, the respective prescaler, phase detector, charge pump circuit, and the oscillator buffer are all powered up. The feedback divider, and the reference divider are held at load point. This allows the reference oscillator, feedback divider, reference divider and prescaler circuitry to reach proper bias levels. After a finite delay, the feedback and reference dividers are enabled and they resume counting in 'close' alignment (the maximum error is one prescaler cycle). The MICROWIRE control register remains active and capable of loading and latching data while in the powerdown mode.

#### **Synchronous Powerdown Mode**

In this mode, the powerdown function is gated by the charge pump. When the device is configured for synchronous powerdown, the device will enter the powerdown mode upon completion of the next charge pump pulse event.

#### **Asynchronous Powerdown Mode**

In this mode, the powerdown function is NOT gated by the completion of a charge pump pulse event. When the device is configured for asynchronous powerdown, the part will go into powerdown mode immediately.

TRI-STATE ID <sub>o</sub>	PWDN	Operating Mode
0	0	PLL Active, Normal Operation
1	0	PLL Active, Charge Pump Output in High Impedance State
0	1	Synchronous Powerdown
1	1	Asynchronous Powerdown

#### Notes:

- 1. TRI-STATE  ${\rm ID_o}$  refers to either the TRI-STATE  ${\rm ID_o}$  RF or TRI-STATE  ${\rm ID_o}$  IF bit .
- 2. PWDN refers to either the PWDN RF or PWDN IF bit.

# 2.0 Programming Description 查询"LMX2330U"供应商 2.1 MICROWIRE INTERFACE

The 22-bit shift register is loaded via the MICROWIRE interface. The shift register consists of a 20-bit Data[19:0] Field and a 2-bit Address[1:0] Field as shown below. The Address Field is used to decode the internal control register address. When LE transitions HIGH, data stored in the shift register is loaded into one of 4 control registers depending on the state of the address bits. The MSB of Data is loaded in first. The Data Field assignments are shown in Section 2.3 CONTROL REGISTER CONTENT MAP.

MSB			LSB
	Data[19:0]		Address[1:0]
21		2	1 0

#### 2.2 CONTROL REGISTER LOCATION

The address bits Address[1:0] decode the internal register address. The table below shows how the address bits are mapped into the target control register.

Addre	ss[1:0]	Target
Fie	eld	Register
0	0	IF R
0	1	RF R
1	0	IF N
1	1	RF N

#### 2.3 CONTROL REGISTER CONTENT MAP

The control register content map describes how the bits within each control register are allocated to specific control functions.

LMX2330U/LMX2331U/LMX2332U

		يي														
ť	旬"LMX	and Bi	<u>ცე</u> (	<u>)</u>	場	立彦	<u> </u>	>			-			0		-
		Signific	-	Add	Fik		c	>			0			-		-
		Least Significant Bit	2													
			က													
			4											[0:		[0:
			2											IF N_CNTRA[6:0]		RF N_CNTRA[6:0]
			9											N O		N F
														_		ш
		_	_													
		CATION	ω				214.01	5.			R[14:0]					
		SHIFT REGISTER BIT LOCATION	6				IF B CNTB[14:0]				RF R_CNTR[14:0]					
		STER E	10				Щ	=			Ä					
		r REGIS	Ξ	Data Field												
		SHIF	12	Data												
			13													_
			14											IF N_CNTRB[10:0]		RF N_CNTRB[10:0]
	(p													NTRE		NTR
	tinue		15											N_C		N I
	(Cor		16											ш		풉
	2.0 Programming Description (Continued)		17			PD_	POL	些		PD_	PQ F	<u></u>				
	escri		18			Ω	些			۵	H.					
	ng D	t Bit	19				STATE	<u>°</u> ا	Щ	TRI-	STATE	, F				
	mmi	Most Significant Bit	20			IF R F <sub>o</sub> LD0 F <sub>o</sub> LD2 TRI-	<u></u>			RF R Fold Fold TRI-	<u>.,</u>		PRE	ш	PRE	분
	ogra	Aost Sig	21			-°LD0				-°LD1			PWDN	Щ	PWDN	H.
	0 Pr	Reg.		<u> </u>		R P				E E			H N		RF N	
	2.	<u> </u>				=				<u>~</u>			=		<b>E</b>	

# 2.0 Programming Description (Continued) 2.4章询"LMX2330U"供应商

The IF R register contains the IF R\_CNTR, PD\_POL IF, ID, IF, and TRI-STATE ID, IF control words, in addition to two bits that compose the FoLD control word. The detailed descriptions and programming information for each control word is discussed in the following sections. IF R\_CNTR[14:0]

Reg.	Most Significant Bit SHIFT REGISTER BIT LOCATION Least Significant Bit SHIFT REGISTER BIT LOCATION														nificar	nt Bit				
	21	20	0 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2														1	0		
		Data Field													ress					
														Fie	eld					
l			TRI-		PD															
IF R	F <sub>o</sub> LD0	DO F <sub>0</sub> LD2   FR_CNTR[14:0]												0	0					
"			ID <sub>o</sub> IF	IF	IF															

#### 2.4.1 IF R\_CNTR[14:0] IF SYNTHESIZER PROGRAMMABLE REFERENCE DIVIDER (R COUNTER)

IF R[2:16]

The IF reference divider (IF R\_CNTR) can be programmed to support divide ratios from 3 to 32767. Divide ratios less than 3 are prohibited.

Divide Ratio		IF R_CNTR[14:0]													
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


#### IF SYNTHESIZER PHASE DETECTOR POLARITY 2.4.2 PD\_POL IF

IF R[17]

The PD\_POL IF bit is used to control the IF synthesizer's phase detector polarity based on the VCO tuning characteristics.

Control Bit	Register Location	Description	Fun	ction
			0	1
PD_POL IF	IF R[17]	IF Phase Detector	IF VCO Negative	IF VCO Positive
		Polarity	Tuning	Tuning
			Characteristics	Characteristics

#### **IF VCO Characteristics**



#### IF SYNTHESIZER CHARGE PUMP CURRENT GAIN 2.4.3 ID<sub>o</sub> IF

IF R[18]

The ID<sub>o</sub> IF bit controls the IF synthesizer's charge pump gain. Two current levels are available.

Control Bit	Register Location	Description	Function			
			0	1		
ID <sub>o</sub> IF	IF R[18]	IF Charge Pump	LOW	HIGH		
		Current Gain	0.95 mA	3.80 mA		

"LMX233914"供应商

#### IF SYNTHESIZER CHARGE PUMP TRI-STATE CURRENT

IF R[19]

The TRI-STATE  $ID_o$  IF bit allows the charge pump to be switched between a normal operating mode and a high impedance output state. This happens asynchronously with the change in the TRI-STATE  $ID_o$  IF bit.

Furthermore, the TRI-STATE  ${\rm ID_o}$  IF bit operates in conjuction with the PWDN IF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Function			
			0	1		
TRI-STATE ID <sub>o</sub> IF	IF R[19]	IF Charge Pump TRI-STATE Current	IF Charge Pump Normal Operation	IF Charge Pump Output in High Impedance State		

#### 2.5 RF R REGISTER

The RF R register contains the RF R\_CNTR, PD\_POL RF,  $ID_o$  RF, and TRI-STATE  $ID_o$  RF control words, in addition to two bits that compose the  $F_oLD$  control word. The detailed descriptions and programming information for each control word is discussed in the following sections.

Reg.	Most	Most Significant Bit SHIFT REGISTER BIT LOCATION Least Signif														nificai	nt Bit				
	21	1 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2													1	0					
		Data Field												Ada	ress						
		Data Field													Fi	eld					
RF			TRI-																		
R			STATE	IDo	PD_							DE D	CNITE	0.11	1					_	4
	F <sub>0</sub> LD1	F <sub>o</sub> LD3	IDo	RF	POL		RF R_CNTR[14:0]												"	'	
			RF		RF																

#### 2.5.1 RF R\_CNTR[14:0] RF SYNTHESIZER PROGRAMMABLE REFERENCE DIVIDER (R COUNTER) RF R[2:16]

The RF reference divider (RF R\_CNTR) can be programmed to support divide ratios from 3 to 32767. Divide ratios less than 3 are prohibited.

Divide Ratio		RF R_CNTR[14:0]													
	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
3	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1
4	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0
•	•	•	•	•	•	•	•	•	•	•	•	•	•	•	•
32767	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1


#### 2.5.2 PD\_POL RF RF SYNTHESIZER PHASE DETECTOR POLARITY

RF R[17]

The PD\_POL RF bit is used to control the RF synthesizer's phase detector polarity based on the VCO tuning characteristics.

Control Bit	Register Location	Description	Fund	ction
			0	1
PD_POL RF	RF R[17]	RF Phase Detector	RF VCO Negative	RF VCO Positive
		Polarity	Tuning	Tuning
			Characteristics	Characteristics

#### **RF VCO Characteristics**



#### 2.5章间"LMX2330U"供应该NTHESIZER CHARGE PUMP CURRENT GAIN

RF R[18]

The ID<sub>o</sub> RF bit controls the RF synthesizer's charge pump gain. Two current levels are available.

Control Bit	Register Location	Description	Function	
			0	1
ID <sub>o</sub> RF	RF R[18]	RF Charge Pump	LOW	HIGH
		Current Gain	0.95 mA	3.80 mA

#### 2.5.4 TRI-STATE ID RF RF SYNTHESIZER CHARGE PUMP TRI-STATE CURRENT

RF R[19]

The TRI-STATE ID<sub>o</sub> RF bit allows the charge pump to be switched between a normal operating mode and a high impedance output state. This happens asynchronously with the change in the TRI-STATE ID<sub>o</sub> RF bit.

Furthermore, the TRI-STATE  ${\rm ID_o}$  RF bit operates in conjuction with the PWDN RF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Function		
			0	1	
TRI-STATE ID <sub>o</sub> RF	RF R[19]	RF Charge Pump	RF Charge Pump	RF Charge Pump	
		TRI-STATE Current	Normal Operation	Output in High	
				Impedance State	

#### 2.6 IF N REGISTER

The IF N register contains the IF N\_CNTRA, IF N\_CNTRB, PRE IF, and PWDN IF control words. The IF N\_CNTRA and IF N\_CNTRB control words are used to setup the programmable feedback divider. The detailed description and programming information for each control word is discussed in the following sections.

Reg.	Most	Sign	ifican	t Bit					SH	IFT R	EGIS	ΓER B	BIT LC	CATI	ON				Leas	t Sigr	nificai	nt Bit
	21	21   20   19   18   17   16   15   14   13   12   11   10   9   8   7   6   5   4   3   2   1												1	0							
	Data Field A													ress eld								
IF N	PWDN PRE IF N_CNTRB[10:0] IF N_CNTRA[6:0]											1	0									

#### 2.6.1 IF N CNTRA[6:0] IF SYNTHESIZER SWALLOW COUNTER (A COUNTER)

IF N[2:8]

The IF N\_CNTRA control word is used to setup the IF synthesizer's A counter. The A counter is a 7-bit swallow counter used in the programmable feedback divider. The IF N\_CNTRA control word can be programmed to values ranging from 0 to 15. The three most significant bits are 'don't care bits' in this case.

Divide Ratio	IF N_CNTRA[6:0]											
	6	6 5 4 3 2 1 0										
0	X	Х	Х	0	0	0	0					
1	X	Х	Х	0	0	0	1					
•	•	•	•	•	•	•	•					
15	Х	Х	Х	1	1	1	1					

#### 2.6.2 IF N\_CNTRB[10:0] IF SYNTHESIZER PROGRAMMABLE BINARY COUNTER (B COUNTER) IF N[9:19]

The IF N\_CNTRB control word is used to setup the IF synthesizer's B counter. The B counter is an 11-bit programmable binary counter used in the programmable feedback divider. The IF N\_CNTRB control word can be programmed to values ranging from 3 to 2047.

Divide		IF N_CNTRB[10:0]										
Ratio	10	9	8	7	6	5	4	3	2	1	0	
3	0	0	0	0	0	0	0	0	0	1	1	
4	0	0	0	0	0	0	0	0	1	0	0	
•	•	•	•	•	•	•	•	•	•	•	•	
2047	1	1	1	1	1	1	1	1	1	1	1	

间"L143X232QLJ"供应商

#### IF SYNTHESIZER PRESCALER SELECT

IF N[20]

The IF synthesizer utilizes a selectable dual modulus prescaler.

Control Bit	Register Location	Description	Function		
			0	1	
PRE IF	IF N[20]	IF Prescaler Select	8/9 Prescaler Selected	16/17 Prescaler Selected	

#### 2.6.4 PWDN IF IF SYNTHESIZER POWERDOWN

IF N[21]

The PWDN IF bit is used to switch the IF PLL between a powered up and powered down mode.

Furthermore, the PWDN IF bit operates in conjuction with the TRI-STATE  ${\rm ID_o}$  IF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Function		
			0	1	
PWDN IF	IF N[21]	IF Powerdown	IF PLL Active	IF PLL Powerdown	

#### 2.7 RF N REGISTER

The RF N register contains the RF N\_CNTRA, RF N\_CNTRB, PRE RF, and PWDN RF control words. The RF N\_CNTRA and RF N\_CNTRB control words are used to setup the programmable feedback divider. The detailed description and programming information for each control word is discussed in the following sections.

Reg.	Most Significant Bit SHIFT REGISTER BIT LOCATION Least Signifi												nificai	nt Bit	
	21	21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1											1	0	
	Data Field														ress eld
RF N	PWDN RF	REN_CNTRB[10:0] REN_CNTRA[6:0]										1	1		

#### 2.7.1 RF N\_CNTRA[6:0] RF SYNTHESIZER SWALLOW COUNTER (A COUNTER)

RF N[2:8]

The RF N\_CNTRA control word is used to setup the RF synthesizer's A counter. The A counter is a 7-bit swallow counter used in the programmable feedback divider. The RF N\_CNTRA control word can be programmed to values ranging from 0 to 127.

Divide Ratio	RF N_CNTRA[6:0]											
	6	6 5 4 3 2 1 0										
0	0	0	0	0	0	0	0					
1	0	0	0	0	0	0	1					
•	•	•	•	•	•	•	•					
127	1	1	1	1	1	1	1					

#### 2.7.2 RF N\_CNTRB[10:0] RF SYNTHESIZER PROGRAMMABLE BINARY COUNTER (B COUNTER) RF N[9:19]

The RF N\_CNTRB control word is used to setup the RF synthesizer's B counter. The B counter is an 11-bit programmable binary counter used in the programmable feedback divider. The RF N\_CNTRB control word can be programmed to values ranging from 3 to 2047.

Divide		RF N_CNTRB[10:0]										
Ratio	10	9	8	7	6	5	4	3	2	1	0	
3	0	0	0	0	0	0	0	0	0	1	1	
4	0	0	0	0	0	0	0	0	1	0	0	
•	•	•	•	•	•	•	•	•	•	•	•	
2047	1	1	1	1	1	1	1	1	1	1	1	

#### 2.7章洞"LMX2330U"供应南THESIZER PRESCALER SELECT

RF N[20]

The RF synthesizer utilizes a selectable dual modulus prescaler.

#### LMX2330U RF Synthesizer Prescaler Select

Control Bit	Register Location	Description	Function	
			0	1
PRE RF	RF N[20]	RF Prescaler Select	32/33 Prescaler Selected	64/65 Prescaler Selected

#### LMX2331U and LMX2332U RF Synthesizer Prescaler Select

Control Bit	Register Location	Description	Function	
			0	1
PRE RF	RF N[20]	RF Prescaler Select	64/65 Prescaler Selected	128/129 Prescaler Selected

#### 2.7.4 PWDN RF RF SYNTHESIZER POWERDOWN

RF N[21]

The PWDN RF bit is used to switch the RF PLL between a powered up and powered down mode.

Furthermore, the PWDN RF bit operates in conjuction with the TRI-STATE  ${\rm ID_o}$  RF bit to set a synchronous or an asynchronous powerdown mode.

Control Bit	Register Location	Description	Function	
			0	1
PWDN RF	RF N[21]	RF Powerdown	RF PLL Active	RF PLL Powerdown


# 2.0 Programming Description (Continued) 询"LNX2330U"供应商 MULTI-FUNCTION OUTPUT SELECT

[RF R[20], IF R[20], RF R [21], IF R[21]]

The  $F_oLD$  control word is used to select which signal is routed to the  $F_oLD$  pin.

F <sub>o</sub> LD3	F <sub>o</sub> LD2	F <sub>o</sub> LD1	F <sub>o</sub> LD0	F <sub>o</sub> LD Output State	
0	0	0	0	LOW Logic State Output	
0	0	0	1	IF PLL R Divider Output, Push-Pull Output	
0	0	1	0	RF PLL R Divider Output, Push-Pull Output	
0	0	1	1	Open Drain Fastlock Output	
0	1	0	0	IF PLL Analog Lock Detect, Push-Pull Output	
0	1	0	1	IF PLL N Divider Output, Push-Pull Output	
0	1	1	0	RF PLL N Divider Output, Push-Pull Output	
0	1	1	1	Reset IF Counters, LOW Logic State Output	
1	0	0	0	RF Analog Lock Detect, Push-Pull Output	
1	0	0	1	IF PLL R Divider Output, Push-Pull Output	
1	0	1	0	RF PLL R Divider Output, Push-Pull Output	
1	0	1	1	Reset RF Counters, LOW Logic State Output	
1	1	0	0	RF and IF Analog Lock Detect, Push-Pull Output	
1	1	0	1	IF PLL N Divider Output, Push-Pull Output	
1	1	1	0	RF PLL N Divider Output, Push-Pull Output	
1	1	1	1	Reset All Counters, LOW Logic State Output	

## Physical Dimensions inches (millimeters) unless otherwise noted 查询"LMX2330U"供应商



20-Pin Thin Shrink Small Outline Package (TM) NS Package Number MTC20

Communications

ersonal

#### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 旬"LMX2330U"供应商 $(24X \ 0.25) -$ (3.5)(20X 0.5)DIMENSIONS ARE IN MILLIMETERS RECOMMENDED LAND PATTERN 1:1 RATIO WITH PACKAGE SOLDER PADS PIN 1 ID 1±0.1 (24X 0.45) PIN 1 INDEX AREA 4X 0.5±0.1 0.36±0.06 22 2 X $4.5 \pm 0.1$ 4 2 X △ 0.1 C 2X 3.5±0.1 -→B $\Box$ □ 0.1 С 24X 0.25+0.0.05

24-Pin Chip Scale Package (SLB) **NS Package Number SLB24A** 

0.08

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

Φ 0.1 M

2X 1

BS AS

SLB24A (REV C)

С



Email: support@nsc.com

www.national.com

**National Semiconductor** Europe

Fax: +49 (0) 180-530 85 86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +44 (0) 870 24 0 2171

Français Tel: +33 (0) 1 41 91 8790

**National Semiconductor** Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466

Email: ap.support@nsc.com

**National Semiconductor** Tel: 81-3-5639-7560

Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.