A					101014		c				A		6726				5962	-9660	3	
AMSC N/A			DEV		LEVEL				s	ZE	CA	GE C	ODE							
AND AGE DEPARTME				DRA	WING	APPR(95-1	OVAL [12-18	DATE		MC	NOL	ITHI(C SIL	.ICO1	N					
DEPA	JSE BY ARTMEN	ALL NTS			ROVEI /lonica	D BY L. Poel	king			MICROCIRCUIT, DIGITAL, RADIATION HARDENED CMOS, HEX SCHMITT TRIGGEF				GER,						
STANDARD MICROCIRCUIT DRAWING				CKED Aonica	BY L. Poel	king			COLUMBUS, OHIO 43216											
PMIC N/A					PARED Ineth R						D	EFEN			-	NTEF			US	
OF SHEETS				SHE	ET		1	2	3	4	5	6	7	8	9	10	11	12	13	
SHEET REV STATUS	15	16	17	18 REV	19	20	c	С	c	c	c	c	c	c	c	c	c	c	c	
REV	C	C	C	C	C	C	ļ			<u> </u>				ļ	ļ	<u> </u>		ļ		\downarrow
SHEET																				
REV															1			[Γ
	I																			
с	Correct Table 1, add Logic Diagram. Technical and editorial changes 98-01-15 Monica L. Pothroughout CFS	Poelki	ng																	
В	Correct Die Thickness, Glassivation Type, and Substrate Potential parameters i Appenix A.						rs in	97-07-24 Raymo			aymon	rmond Monnin								
	Add a	ppendi	ix A, cor	ntaining) die inf	formatio	on, to tł	ne SME).					97-0	2-28		Me	onica L.	Poelkir	ng
А	1						IPTION						DA	TE (YF	R-MO-L)A)		APPR	OVED	

· ---


APR 97 DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

9004708 0033446 706 🛤

- -----

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following example:



	Supply voltage range (V _{DD})	-0.5 V dc to +20 V dc
	Input voltage range	-0.5 V dc to V _{DD} + 0.5 Vdc
	DC input current, any one input	. ±10 mA
	Device dissipation per output transistor	
	Storage temperature range (TSTG)	65°C to +150°C
	Lead temperature (soldering, 10 seconds)	
	Thermal resistance, junction-to-case (0,c);	
	Case C	. 24°C/W
	Case X	
	Thermal resistance, junction-to-ambient θ_{JA}):	
	Case C	. 74°C/W
	Case X	
	Junction temperature (TJ)	
	Maximum power dissipation at $T_A = +125^{\circ}C$ (P _D): <u>4</u> /	
	Case C	. 0.68 W
	Case X	
1.4	Recommended operating conditions.	
	Supply voltage range (VDD)	. 3.0 V dc to +18 V dc
	Case operating temperature range (Tc)	
	Input voltage (V/s)	

input voitage (VIN)	***************************************	
Output voltage (Vo	рит)	0 V to Vpp
Radiation features		
Total dose		>1 x 10 ⁵ Rads (Si)
Single event ph	nenomenon (SEP) effective	
linear energy	threshold, no upsets or latchup (see 4.4.4.5)	> 75 MEV/(cm ² /mg) <u>5</u> /
Dose rate upse	t (20 ns pulse)	> 5 x 10 ⁸ Rads(Si)/s <u>5</u> /
Dose rate latch	-up	> 2 x 10 ⁸ Rads(Si)/s <u>5</u> /
Dose rate survi	vability	> 5 x 10 ¹¹ Rads(Si)/s <u>5</u> /
Neutron irradia	vability ted (device type 02)	> 1 x 10 ¹⁴ neutrons/cm ²

1/	/ Stresses above the absolute maximum rating may cause permanent damage to the device. Exter	nded operation at the
	maximum levels may degrade performance and affect reliability.	
~ /		

2/	Unless o	therwise	specified,	all voltages	are	referenced	to	Vss.
----	----------	----------	------------	--------------	-----	------------	----	------

3/ The limits for the parameters specified herein shall apply over the full specified Vcc range and case temperature range of -55°C to +125°C unless otherwise noted.

4	If device power exceeds package dissipation capability, provide heat sinking or derate linearly (the derating is
	based on θ_{JA}) at the following rate:

Case X	Case E	. 13.5 mW/°C
	Case X	8.6 mW/°C

5/ Guaranteed by design or process but not tested.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96603		
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 3		
DSCC FORM 2234 APR 97		·			

9004708 0033448 589 🔳

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-973	-	Configuration Management.
MIL-STD-1835	-	Interface Standard For Microcircuit Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings (SMD's). MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.1.1 Microcircuit die. For the requirements for microcircuit die, see appendix A to this document.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.4 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.3 Logic diagram. The logic diagram shall be as specified on figure 2.

3.2.4 <u>Radiation test connections</u>. The radiation test connections shall be as specified in table III herein.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96603
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 4
DSCC FORM 2234			

APB 97

| 90047080033449415 🖿

§询"5962R9660301.VCC"供应商 SectorCartest requirements the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table I.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535, Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-STD-973.

3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96603
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 5
DSCC FORM 2234 APR 97			· · · · · · · · · · · · · · · · · · ·
90047	08 0033450 13	37 🔳	

	Symbol	Conditions $-55^{\circ}C \le T_C \le +125$ unless otherwise spe		Group A subgroups	Limits		Units
					Min	Мах	
Supply current	ю	$V_{DD} = 5 V$	All	1,3 <u>1</u> /		1.0	μ
		$V_{IN} = 0.0 V \text{ or } V_{DD}$		2 <u>1</u> /		30.0	
		V _{DD} = 10 V All 1, 3				2.0	
		$V_{IN} = 0.0 V \text{ or } V_{DD}$		2 <u>1</u> /		60.0	
		V _{DD} = 15 V	All	1,3 <u>1</u> /		2.0	
		$V_{IN} = 0.0 V \text{ or } V_{DD}$		2 <u>1</u> /		120.0	
		$V_{DD} = 20 \text{ V}, \text{ V}_{IN} = 0.0 \text{ V} \text{ or } \text{ V}$	/ _{DD} All	1		2.0	
				2		200.0	
		M, D, L,	R <u>2</u> / All	1		7.5	
		$V_{DD} = 18 \text{ V}, \text{ V}_{IN} = 0.0 \text{ V} \text{ or }$	/ _{DD} All	3		2.0	
Low level output	ko∟	V _{DD} = 5 V	All	1	0.53		m
current (sink)		Vo = 0.4 V		2 <u>1</u> /	0.36		
		$V_{IN} = 0.0 V \text{ or } V_{DD}$		3 <u>1</u> /	0.64		
		V _{DD} = 10 V	All	1	1.4		
		V _O = 0.5 V		2 <u>1</u> /	0.9		
		$V_{IN} = 0.0 V \text{ or } V_{DD}$		3 <u>1</u> /	1.6		
		VDD = 15 V	All	1	3.5		
		Vo = 1.5 V		2 <u>1</u> /	2.4		
		$V_{IN} = 0.0 V \text{ or } V_{DD}$		3 <u>1</u> /	4.2		
High level output	юн	$V_{DD} = 5 V$	All	1		-0.53	m
current (source)		$V_0 = 4.6 V$		2 <u>1</u> /		-0.36	
		$V_{IN} = 0.0 V \text{ or } V_{DD}$		3 <u>1</u> /		-0.64	1
		$V_{DD} = 5 V$	All	1		-1.8	
		$V_0 = 2.5 V$		2 <u>1</u> /		-1.15	
		$V_{IN} = 0.0 V \text{ or } V_{DD}$		3 <u>1</u> /		-2.0	

	Symbol	$\begin{array}{c} \mbox{Conditions} \\ \mbox{ool} & -55^{\circ}\mbox{C} \leq T_{\mbox{C}} \leq +125^{\circ}\mbox{C} \\ \mbox{unless otherwise specified} & \mbox{type} \end{array}$		Limits		Units		
					Min	Max		
High level output	Іон	V _{DD} = 10 V	Ali	1		-1.4	mA	
current (source)		V _O = 9.5 V		2 <u>1</u> /		-0.9		
		$V_{IN} = 0.0 V \text{ or } V_{DD}$		3 <u>1</u> /		-1.6		
		V _{DD} = 15 V	All	1		-3.5		
		V ₀ = 13.5 V		2 <u>1</u> /		-2.4		
		$V_{IN} = 0.0 V \text{ or } V_{DD}$		3 <u>1</u> /		-4.2		
Output voltage, high	Vон	V _{DD} = 5 V, no load <u>1</u> /	Ali	1, 2, 3	4.95		v	
		$V_{DD} = 10 \text{ V}$, no load <u>1</u> /		1, 2, 3	9.95			
		$V_{DD} = 15 \text{ V}$, no load $\underline{3}/$		1, 2, 3	14.95			
Output voltage, low	Vol	$V_{DD} = 5 V$, no load <u>1</u> /	Ali	1, 2, 3		50.0 mV		
		V _{DD} = 10 V, no load <u>1</u> /		1, 2, 3		50.0		
		V _{DD} = 15 V, no load		1, 2, 3		50.0		
Input leakage current,	հւ	$V_{IN} = V_{DD}$ or GND, $V_{DD} = 20 V$	All	1	-100		nA	
low		$V_{IN} = V_{DD}$ or GND, $V_{DD} = 20$ V	,	2	-1000			
		V _{IN} = V _{DD} or GND, V _{DD} = 18 V		3	-100		1	
Input leakage current,	lн	$V_{IN} = V_{DD}$ or GND, $V_{DD} = 20$ V	All	1		100	1	
high		$V_{IN} = V_{DD}$ or GND, $V_{DD} = 20$ V	r	2		1000	1	
		$V_{IN} = V_{DD}$ or GND, $V_{DD} = 18$ V	,	3		100		
N threshold voltage	VNTH	$V_{DD} = 10 \text{ V}, \text{ I}_{SS} = -10 \mu\text{A}$	All	1	-0.7	-2.8		
		M, D, L, R	<u>2</u> / All	1	-0.2	-2.8		
N threshold voltage, delta	Δνντη	V _{DD} = 10 V, Iss = -10 μA, M, D, L, R <u>2</u> /	All	1		±1.0	V	
P threshold voltage	VPTH	$V_{SS}=0.0~V,~I_{DD}=10~\mu A$	All	1	0.7	2.8	\ \	
		M, D, L, R	<u>2</u> / All	1	0.2	2.8		
P threshold voltage, delta	Δνρτη	V _{SS} = 0.0 V, I _{DD} = 10 μA M, D, L, R <u>2</u> /	All	1		±1.0		

🔳 9004708 0033452 TOT 📟

- -----

Test	Symbol	Conditions $-55^{\circ}C \le T_C \le +125^{\circ}C$ unless otherwise specified	125°C	Device type	Group A subgroups	Lii	mits	Unit
						Min	Мах	
Functional tests		$V_{DD} = 2.8 V, V_{IN} = V_{DD} = 3.8 V, V_{IN} = 100 V$	or GND	All	7	Vон > Vod/2	V _{OL} < V _{DD} /2	>
		V _{DD} = 20 V, V _{IN} = V _{DD} C See 4.4.1b	r GND		7			
		V _{DD} = 18 V, V _{IN} = V _{DD} o See 4.4.1b	r GND	All	8A			
		M, D,	L, R <u>2</u> /	All	7			
		V _{DD} = 3.0 V, V _{IN} = V _{DD} See 4.4.1b	or GND	All	8B			
		M, D,	L, R <u>2</u> /	Ali	7			
Input capacitance	C _{IN} <u>1</u> /	Any input, See 4.4.1c		All	4		7.5	pF
Positive trigger	V _{P5}	V _{DD} = 5 V				2.2	3.6	v
threshold voltage	VP10	V _{DD} = 10 V		All	1, 2, 3	4.6	7.1	
	V _{P15}	V _{DD} = 15 V				6.8	10.8	
Positive trigger	V _{N5}	V _{DD} = 5 V				0.9	2.8	v
threshold voltage	VN10	V _{DD} = 10 V		All	1, 2, 3	2.5	5.2	
	V _{N15}	V _{DD} = 15 V				4.0	7.4	
Positive trigger	V _{H5}	V _{DD} = 5 V				0.3	1.6	v
threshold voltage	V _{H10}	V _{DD} = 10 V		All	1, 2, 3	1.2	3.4	
	V _{H15}	V _{DD} = 15 V				1.6	5.0	
Propagation delay	tрынз	$V_{DD} = 5 V, V_{IN} = V_{DD} \text{ or}$	GND		9		280.0	ns
		<u>4</u> /		All	10, 11		378.0	
		M, D,	L, R <u>2</u> /		9		378.0	
Transition time	t⊤n∟,	$V_{DD} = 5 V$, $V_{IN} = V_{DD} or$	GND	All	9		200.0	ns
	ttun	<u>4</u> /			10, 11		270.0	
Propagation delay	t _{рLH} ,	V _{DD} = 10 V		All	9		140.0	ns
<u>1/ 4/</u>	t _{pHL}	V _{DD} = 15 V					120.0	
Transition time	t⊤n∟,	V _{DD} = 10 V		All	9		100.0	ns
1/4/	τιн	V _{DD} = 15 V					80.0	
footnotes at end of ta	ble.							
ST MICROCII	ANDARD		SIZE A				5962-	9660
DEFENSE SUPP		R COLUMBUS		REVIS	ION LEVEL		SHEET	

···---

......

9004708 0033453 946 🗰


查询"5962R9660301VCC"供应商, Electrical performance characteristics - Continued.

- 1/ These tests are controlled via design or process and are not directly tested. These parameters are characterized on initial design release and upon design changes which affect these characteristics.
- $\frac{2}{2}$ Devices supplied to this drawing will meet all levels M, D, L, R of irradiation. However, this device is only tested at the 'R' level. When performing post irradiation electrical measurements for any RHA level, T_A = +25°C.
- $\underline{3}/$ For accuracy, voltage is measured differentially to $V_{\text{DD}}.\,$ Limit is 0.050 V Max.

 $\underline{4}/~C_L$ = 50 pF, R_L = 200 k\Omega, input $t_r,\,t_f\,$ < 20 ns.

Device types	01, 02	
Case outlines	C and X	
Terminal number	Terminal symbol	
1	А	
2	G	
3	В	
4	Н	
5	С	
6	1	
7	VSS	
8	J	
9 10	D	
11	K E	
12		
13	F	
14	VDD	
FIGURE 1. <u>Te</u>	rminal Connections.	
FIGURE 1. <u>Te</u> STANDARD CIRCUIT DRAWING	rminal Connections.	5962-9660

Powered by ICminer.com Electronic-Library Service CopyRight 2003



Powered by ICminer.com Electronic-Library Service CopyRight 2003

查询"5262R9666302266"供应。商

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

- 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ} C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table IIA herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B, or as modified in the device manufacturer's guality management (QM) plan.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.3.1 <u>Electrostatic discharge sensitivity (ESDS) qualification inspection</u>. ESDS testing shall be performed in accordance with MIL-STD-883, method 3015. ESDS testing shall be measured only for initial qualification and after process or design changes which may affect ESDS classification.

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535, or as specified in QM plan, including groups A, B, C, D, and E inspections and as specified herein except where option 2 of MIL-PRF-38535 permits alternate in-line control testing. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

- 4.4.1 Group A inspection.
 - a. Tests shall be as specified in table IIA herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
 - c. Subgroup 4 (C_N measurement) shall be measured only for the initial qualification and after process or design changes which may affect capacitance. C_N shall be measured between the designated terminal and GND at a frequency of 1 MHz. Tests shall be sufficient to validate the limits defined in table I herein.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-9660
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 1

9004708 0033456 655 **5**

TABLE IIA.	Electrical tes	st requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in accord	proups dance with 3535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	1,7,9	1,7,9	1,7,9
Final electrical parameters (see 4.2)	1,2,3,7,8,9,10,11 <u>1</u> /	1,2,3,7,8,9,10,11 <u>1</u> /	1,2,3,7,8,9,10,11 <u>2</u> / <u>3</u> /
Group A test requirements (see 4.4)	1,2,3,4,7,8,9,10,11	1,2,3,4,7,8,9,10,11	1,2,3,4,7,8,9,10,11
Group C end-point electrical parameters (see 4.4)	1,2,3,7,8,9,10,11	1,2,3,7,8,9,10,11	1,2,3,7,8,9,10,11 <u>3</u> /
Group D end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9
Group E end-point electrical parameters (see 4.4)	1,7,9	1,7,9	1,7,9

1/ PDA applies to subgroups 1 and 7.

2/ PDA applies to subgroups 1, 7 and 9 and deltas.

3/ Delta limits as specified in table IIB shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters (see Table I).

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

a. Test condition A, B, C or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

b. $T_A = +125^{\circ}C$, minimum.

c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25° C ±5° C, after exposure, to the subgroups specified in table IIA herein.
 - $TA = 425 \ C \pm 5 \ C$, aller exposure, to the subgroups specified in table IIA herein.

c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96603
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 12

🛚 9004708 0033457 591 🖿

查询"5962R9660301.VCC"供应商 as specified herein.

4.4.4.1.1 Accelerated aging test. Accelerated aging tests shall be performed on all devices requiring a RHA level greater than 5k rads(Si). The post-anneal end-point electrical parameter limits shall be as specified in table I herein and shall be the pre-irradiation end-point electrical parameter limit at +25°C ±5°C. Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 Neutron irradiation. Neutron irradiation for device 02 shall be conducted in wafer form using a neutron fluence of approximately 1 X 10¹⁴ neutron/cm².

4.4.4.3 Dose rate induced latchup testing. Dose rate induced latchup testing shall be performed in accordance with test method 1020 of MIL-STD-883 and as specified herein (see 1.4 herein). Tests shall be performed on devices, SEC, or approved test structures at technology qualification and after any design or process changes which may effect the RHA capability of the process.

4.4.4.4 Dose rate upset testing. Dose rate upset testing shall be performed in accordance with test method 1021 of MIL-STD-883 and herein (see 1.4 herein).

- a. Transient dose rate upset testing shall be performed at initial qualification and after any design or process changes which may effect the RHA performance of the devices. Test 10 devices with 0 defects unless otherwise specified.
- b. Transient dose rate upset testing for class Q and V devices shall be performed as specified by a TRB approved radiation hardness assurance plan and MIL-PRF-38535.

Parameter	Symbol	Delta Limits
Supply current	loo	±0.2 μA
Output current (sink) Voo = 5.0 V	loL	±20%
Output current (source) V∞ = 5.0 V, V∞r = 4.6 V	Іан	±20%

Table IIB. Burn-in and operating life test Delta parameters (+25°C)

Table III. Irradiation test connections device types 01 and 02. 1/

Open	Ground	V _{DD} = 10 V ±0.5 V
2, 4, 6, 8, 10, 12	7	1, 3, 5, 9, 11, 13,14

1/ Each pin except V_{DD} and GND will have a series resistor of 47KΩ ±5%, for irradiation testing.

4.4.4.5 Single event phenomena (SEP). SEP testing shall be required on class V devices (see 1.4 herein). SEP testing shall be performed on a technology process on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. The recommended test conditions for SEP are as follows:

- The ion beam angle of incidence shall be between normal to the die surface and 60° to the normal, inclusive a. (i.e. $0^{\circ} \le angle \le 60^{\circ}$). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- The fluence shall be ≥ 100 errors or $\geq 10^6$ ions/cm². b.
- c. The flux shall be between 10² and 10⁵ ions/cm²/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be ≥ 20 microns in silicon.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-966
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 1

9004708 0033458 428 🔜

查询"5962R9660301VCC"供应商 The test temperature shall be +25°C and the maximum rated operating temperature ±10°C.

f. Bias conditions shall be defined by the manufacturer for latchup measurements.

g. Test four devices with zero failures.

4.5 Methods of inspection. Methods of inspection shall be as specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal.

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0525.

6.4 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0674.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

6.7 Additional information. A copy of the following additional data shall be maintained and available from the device manufacturer;

- a. RHA upset levels.
- b. Test conditions (SEP).
- c. Number of upsets (SEP).
- d. Number of transients (SEP).
- e. Occurrence of latchup (SEP).

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96603
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 14

APR 97


9004708 0033459 364 **8**

APPENDIX A

10. SCOPE

10.1 <u>Scope</u>. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multichip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device Class V) are reflected in the Part or Identification Number (PIN). When available a choice of Radiation Hardiness Assurance (RHA) levels are reflected in the PIN.

10.2 PIN. The PIN shall be as shown in the following example:



10.2.1 <u>RHA designator</u>. Device classes Q and V RHA identified die shall meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

10.2.2 Device type(s)	 The device type(s) shall identify 	the circuit function as follows:
-----------------------	---	----------------------------------

Device type	<u>Generic number</u>	Circuit function
01	40106B	Radiation Hardened, CMOS, HEX Schmitt Triggers
02	40106BN	Radiation Hardened, CMOS, HEX Schmitt Triggers, neutron irradiated die
10.2.3 Device class designator.		
Device class	Device requirements documentation	

Q or V Certification and qualification to the die requirements of MIL-PRF-38535.

10.2.4 <u>Die Details</u>. The die details designation shall be a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

10.2.4.1 Die Physical dimensions.

Die Types	Figure number			
01, 02	A-1			
10.2.4.2 Die Bonding pad locations and Electrical functions.				
<u>Die Types</u>	Figure number			
01, 02	A-1			
STAND MICROCIRCUI		SIZE A		5962-96603
DEFENSE SUPPLY CE COLUMBUS, OH			REVISION LEVEL C	SHEET 15
DSCC FORM 2234 APR 97				
	9004708 0033	460 086		

APPENDIX A

10.2.4.3 Interface Materials.

Die Types

01.02

10.2.4.4 Assembly related information.

01, 02

A-1

Figure number

A-1

10.3 Absolute maximum ratings. See paragraph 1.3 within the body of this drawing for details.

10.4 Recommended operating conditions. See paragraph 1.4 within the body of this drawing for details.

20. APPLICABLE DOCUMENTS

20.1 <u>Government specifications, standards, bulletin, and handbooks</u>. Unless otherwise specified, the following specifications, standards, bulletin, and handbook of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

HANDBOOK

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standards, bulletin, and handbook required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity).

20.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

30. REQUIREMENTS

30.1 <u>Item Requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not effect the form, fit or function as described herein.

30.2 <u>Design. construction and physical dimensions</u>. The design, construction and physical dimensions shall be as specified in MIL-PRF-38535 and the manufacturer's QM plan, for device classes Q and V and herein.

30.2.1 Die physical dimensions. The die physical dimensions shall be as specified in 10.2.4.1 and on figure A-1.

30.2.2 Die bonding pad locations and electrical functions. The die bonding pad locations and electrical functions shall be as specified in 10.2.4.2 and on figure A-1.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96603
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	16

9004708 0033461 Tl2 🔳

APPENDIX A

30.2.3 Interface materials. The interface materials for the die shall be as specified in 10.2.4.3 and on figure A-1.

30.2.4 Assembly related information. The assembly related information shall be as specified in 10.2.4.4 and figure A-1.

30.2.5 <u>Radiation exposure circuit</u>. The radiation exposure circuit shall be as defined within paragraph 3.2.4 of the body of this document.

30.3 Electrical performance characteristics and post-irradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table I of the body of this document.

30.4 Electrical test requirements. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table I.

30.5 <u>Marking</u>. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in 10.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.

30.6 <u>Certification of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 60.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.

30.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

40. QUALITY ASSURANCE PROVISIONS

40.1 <u>Sampling and inspection</u>. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not effect the form, fit or function as described herein.

40.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum it shall consist of:

- a) Wafer Lot acceptance for Class V product using the criteria defined within MIL-STD-883 TM 5007.
- b) 100% wafer probe (see paragraph 30.4).
- c) 100% internal visual inspection to the applicable class Q or V criteria defined within MIL-STD-883 TM2010 or the alternate procedures allowed within MIL-STD-883 TM5004.

40.3 Conformance inspection.

40.3.1 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be identified as radiation assured (see 30.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table IIA herein. Group E tests and conditions are as specified within paragraphs 4.4.4.1, 4.4.4.1, 4.4.4.2, 4.4.4.3, 4.4.4.4 and 4.4.4.5.

50. DIE CARRIER

50.1 <u>Die carrier requirements</u>. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-96603
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000		REVISION LEVEL C	SHEET 17
DSCC FORM 2234 APR 97			· · · · · ·

🔳 9004708 0033462 959 📖

APPENDIX A

60. NOTES

60.1 Intended use. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications and logistics purposes.

60.2 <u>Comments</u>. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio, 43216-5000 or telephone (614)-692-0536.

60.3 <u>Abbreviations, symbols and definitions</u>. The abbreviations, symbols, and definitions used herein are defined with MIL-PRF-38535 and MIL-STD-1331.

60.4 <u>Sources of Supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see 30.6 herein) to DSCC-VA and have agreed to this drawing.

MICROCIRCUIT DRAWING	Α		5962-96603
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		C	18

9004708 0033463 895 📟


APPENDIX A

FIGURE A-1

o DIE PHYSICAL DIMENSIONS

Die Size: Die Thickness: 1930 x 1346 microns. 20 +/-1 mils.

• DIE BONDING PAD LOCATIONS AND ELECTRICAL FUNCTIONS



APPENDIX A

o INTERFACE MATERIALS

Top Metallization:	AI	11.0kA - 14.0kA
Backside Metallization:	None.	
Glassivation Type:	PSG	
Thickness:	10.4kA - 15.6kA	
Substrate:	Single crystal sil	icon.
• ASSEMBLY RELATED INFORMATIO	N	
Substrate Potential:	Floating or Tied	to VDD.

Special assembly instructions: Bond pad #14 (VDD) first.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000	SIZE A		5962-96603
		REVISION LEVEL C	SHEET 20

APR 97

9004708 0033465 668 🛲

Powered by ICminer.com Electronic-Library Service CopyRight 2003

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 98-01-15

Approved sources of supply for SMD 5962-96603 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962R9660301VCC	34371	CD40106BDMSR
5962R9660301VXC	34371	CD40106BKMSR
5962R9660301V9A	34371	CD40106BHSR
5962R9660302VCC	34371	CD40106BDNSR
5962R9660302VXC	34371	CD40106BKNSR
5962R9660302V9A	34371	CD40106BHNSR

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- 2/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

34371

Vendor name and address

Harris Semiconductor P.O. Box 883 Melbourne, FL 32902-0883

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.

| 90047080033466 5T4 🎟