

### LP38841-ADJ

## 0.8A Ultra Low Dropout Adjustable Linear Regulators Stable with Ceramic Output Capacitors

#### **General Description**

The LP38841-ADJ is a high current, fast response regulator which can maintain output voltage regulation with minimum input to output voltage drop. Fabricated on a CMOS process. the device operates from two input voltages: Vbias provides voltage to drive the gate of the N-MOS power transistor, while Vin is the input voltage which supplies power to the load. The use of an external bias rail allows the part to operate from ultra low Vin voltages. Unlike bipolar regulators, the CMOS architecture consumes extremely low quiescent current at any output load current. The use of an N-MOS power transistor results in wide bandwidth, yet minimum external capacitance is required to maintain loop stability.

The fast transient response of these devices makes them suitable for use in powering DSP, Microcontroller Core voltages and Switch Mode Power Supply post regulators. The parts are available in the PSOP package.

Dropout Voltage: 75 mV (typ) @ 0.8A load current.

Quiescent Current: 30 mA (typ) at full load.

Shutdown Current: 30 nA (typ) when S/D pin is low.

curacy.

Precision Reference Voltage: 1.5% room temperature ac-


#### **Features**

- Ideal for conversion from 1.8V or 1.5V inputs
- Designed for use with low ESR ceramic capacitors
- Ultra low dropout voltage (75mV @ 0.8A typ)
- 0.56V to 1.5V adjustable output range
- Load regulation of 0.1%/A (typ)
- 30nA guiescent current in shutdown (typ)
- Low ground pin current at all loads
- Over temperature/over current protection
- Available in 8 lead PSOP package
- -40°C to +125°C junction temperature range
- UVLO disables output when V<sub>BIAS</sub> < 3.8V

### **Applications**


- ASIC Power Supplies In:
  - Desktops, Notebooks, and Graphics Cards, Servers
  - Gaming Set Top Boxes, Printers and Copiers
- Server Core and I/O Supplies
- DSP and FPGA Power Supplies
- **SMPS** Post-Regulators

### **Typical Application Circuit**



\* Minimum value required if Tantalum capacitor is used (see Application Hints).

### Connection Diagram 查询"LP38841-ADJ"供应商




### **Pin Description**

Pin Number	Pin Name	Pin Description
Nullibel	Ivalle	•
1	ADJ	The Adjust pin is used to set the regulated output voltage by connecting it to the external resistors R1 and R2 (see Typical Application Circuit).
2	OUTPUT	The regulated output voltage is connected to this pin.
3	BIAS	The Bias pin is used to provide the low current bias voltage to the chip which operates the internal circuitry and provides drive voltage for the N-FET.
4, 5	GND	These are the power and analog grounds for the IC. Connect both pins to ground.
6	SHUTDOWN	This provides a low power shutdown function which turns the regulated output OFF. Tie to $V_{\text{BIAS}}$ if this function is not used.
7	INPUT	The high current input voltage which is regulated down to the nominal output voltage must be connected to this pin. Because the bias voltage to operate the chip is provided separately, the input voltage can be as low as a few hundred millivolts above the output voltage.
8	N/C	This pin is floating, it has no internal connection.
DAP	DAP	The PSOP DAP is a thermal connection that is physically connected to the backside of the die, and is used as a thermal connection to the PC Board copper. The DAP is not a ground pin connection, but should be connected to ground potential.

# **Ordering Information**

Order Number	Package Type	Package Drawing	Supplied As
LP38841MR-ADJ	PSOP-8	MRA08A	95 Units Tape and Reel
LP38841MRX-ADJ	PSOP-8	MRA08A	2500 Units Tape and Reel

### **Block Diagram**



### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

-65°C to +150°C Storage Temperature Range Lead Temp. (Soldering, 5 seconds) 260°C **ESD** Rating Human Body Model (Note 3) 2 kV Machine Model (Note 9) 200V Power Dissipation (Note 2) Internally Limited V<sub>IN</sub> Supply Voltage (Survival) -0.3V to +6V V<sub>BIAS</sub> Supply Voltage (Survival) -0.3V to +7VShutdown Input Voltage (Survival) -0.3V to +7V -0.3V to +6V  $V_{ADJ}$ 

I <sub>OUT</sub> (Survival)	Internally Limited
Output Voltage (Survival)	-0.3V to +6V
Junction Temperature	-40°C to +150°C

### **Operating Ratings**

V <sub>IN</sub> Supply Voltage	$(V_{OUT} + V_{DO})$ to 5.5V
Shutdown Input Voltage	0 to +5.5V
I <sub>OUT</sub>	0.8A
Operating Junction	-40°C to +125°C
Temperature Range	
V <sub>BIAS</sub> Supply Voltage	4.5V to 5.5V
V <sub>OUT</sub>	0.56V to 1.5V

**Electrical Characteristics** Limits in standard typeface are for  $T_J = 25^{\circ}C$ , and limits in **boldface type** apply over the full operating temperature range. Unless otherwise specified:  $V_{IN} = V_O(NOM) + 1V$ ,  $V_{BIAS} = 4.5V$ ,  $I_L = 10$  mA,  $C_{IN} = 10$  µF CER,  $C_{OUT} = 22$  µF CER,  $V_{S/D} = V_{BIAS}$ . Min/Max limits are guaranteed through testing, statistical correlation, or design.

Symbol	Parameter	Conditions	MIN	TYP (Note 4)	MAX	Units
V <sub>ADJ</sub>	Adjust Pin Voltage	10 mA < I <sub>L</sub> < 0.8A	0.552	0.56	0.568	
		$V_O(NOM) + 1V \le V_{IN} \le 5.5V$	0.543		0.577	V
		4.5V ≤ V <sub>BIAS</sub> ≤ 5.5V				
I <sub>ADJ</sub>	Adjust Pin Bias Current	10 mA < I <sub>L</sub> < 0.8A				
		$V_O(NOM) + 1V \le V_{IN} \le 5.5V$		1		μΑ
		$4.5V \le V_{BIAS} \le 5.5V$				
$\Delta V_{O}/\Delta V_{IN}$	Output Voltage Line Regulation (Note 6)	$V_O(NOM) + 1V \le V_{IN} \le 5.5V$		0.01		%/V
$\Delta V_{O}/\Delta I_{L}$	Output Voltage Load Regulation (Note 7)	10 mA < I <sub>L</sub> < 0.8A		0.1	0.4 <b>1.3</b>	%/A
V <sub>DO</sub>	Dropout Voltage (Note 8)	I <sub>L</sub> = 0.8A		75	120 <b>205</b>	mV
I <sub>Q</sub> (V <sub>IN</sub> ) Quiescent Current Drawi V <sub>IN</sub> Supply	Quiescent Current Drawn from V <sub>IN</sub> Supply	10 mA < I <sub>L</sub> < 0.8A		30	35 <b>40</b>	mA
		V <sub>S/D</sub> ≤ 0.3V		0.06	1 30	μΑ
I <sub>Q</sub> (V <sub>BIAS</sub> ) Quiescent Current Drawn fro V <sub>BIAS</sub> Supply	Quiescent Current Drawn from V <sub>BIAS</sub> Supply	10 mA < I <sub>L</sub> < 0.8A		2	4 <b>6</b>	mA
		V <sub>S/D</sub> ≤ 0.3V		0.03	1 30	μΑ
UVLO	V <sub>BIAS</sub> Voltage Where Regulator Output Is Enabled			3.8		V
I <sub>sc</sub>	Short-Circuit Current	V <sub>OUT</sub> = 0V		2.6		Α
Shutdown Ir	nput	•				
V <sub>SDT</sub>	Output Turn-off Threshold	Output = ON		0.7	1.3	V
		Output = OFF	0.3	0.7		V
Td (OFF)	Turn-OFF Delay	R <sub>LOAD</sub> X C <sub>OUT</sub> << Td (OFF)		20		116
Td (ON)	Turn-ON Delay	R <sub>LOAD</sub> X C <sub>OUT</sub> << Td (ON)		15		μs
I <sub>S/D</sub>	S/D Input Current	V <sub>S/D</sub> =1.3V		1		
		V <sub>S/D</sub> ≤ 0.3V		-1		μΑ
θ <sub>J-A</sub>	Junction to Ambient Thermal Resistance	PSOP-8 Package (Note 10)		43		°C/W

查 <b>该ybb93</b> 884	1-ADJ"供 <b>來</b> 商eter	Conditions	MIN	TYP (Note 4)	MAX	Units	
PSRR (V <sub>IN</sub> )	Ripple Rejection for V <sub>IN</sub> Input	$V_{IN} = V_{OUT} + 1V, f = 120 Hz$		80			
	Voltage	$V_{IN} = V_{OUT} + 1V$ , $f = 1 \text{ kHz}$		65		dB	
PSRR (V <sub>BIAS</sub> )	Ripple Rejection for V <sub>BIAS</sub> Voltage	$V_{BIAS} = V_{OUT} + 3V, f = 120 Hz$		58		иБ	
		$V_{BIAS} = V_{OUT} + 3V, f = 1 \text{ kHz}$		58			
	Output Noise Density	f = 120 Hz		1		μV/root–Hz	
e <sub>n</sub>	Output Noise Voltage	BW = 10 Hz – 100 kHz		150		uV (rmc)	
	V <sub>OUT</sub> = 1.5V	BW = 300 Hz – 300 kHz		90		μV (rms)	

**Note 1:** Absolute maximum ratings indicate limits beyond which damage to the component may occur. Operating ratings indicate conditions for which the device is intended to be functional, but do not guarantee specific performance limits. For guaranteed specifications, see Electrical Characteristics. Specifications do not apply when operating the device outside of its rated operating conditions.

Note 2: At elevated temperatures, device power dissipation must be derated based on package thermal resistance and heatsink thermal values. If power dissipation causes the junction temperature to exceed specified limits, the device will go into thermal shutdown.

Note 3: The human body model is a 100 pF capacitor discharged through a 1.5k resistor into each pin.

Note 4: Typical numbers represent the most likely parametric norm for 25°C operation.

Note 5: If used in a dual-supply system where the regulator load is returned to a negative supply, the output pin must be diode clamped to ground.

Note 6: Output voltage line regulation is defined as the change in output voltage from nominal value resulting from a change in input voltage.


Note 7: Output voltage load regulation is defined as the change in output voltage from nominal value as the load current increases from no load to full load.

Note 8: Dropout voltage is defined as the minimum input to output differential required to maintain the output with 2% of nominal value.


Note 9: The machine model is a 220 pF capacitor discharged directly into each pin.

Note 10: For optimum heat dissipation, the exposed DAP on the bottom of the PSOP package must be soldered to a copper plane or connected using thermal vias to an internal copper plane.

# Typical Performance Characteristics Unless otherwise specified: $T_J = 25$ °C, $C_{IN} = 10$ $\mu F$ CER, $C_{OUT} = 22$ $\mu F$ 重帕工品3884年中国 阿拉思 Field to $V_{BIAS}$ , $V_{OUT} = 1.2$ V, $I_L = 10$ mA, $V_{BIAS} = 5$ V, $V_{IN} = V_{OUT} + 1$ V.




#### **Dropout Voltage Over Temperature**




20117739

#### $V_{\rm BIAS}$ PSRR




 $V_{\rm BIAS}$  PSRR




20117751


#### **VIN PSRR**


20117741





20117760





### **Application Hints**

# SETTING THE OUTPUT VOLTAGE (Refer to Typical Application Circuit)

The output voltage is set using the resistive divider R1 and R2. The output voltage is given by the formula:

$$V_{OUT} = V_{ADJ} x (1 + R1 / R2)$$

The value of R2 must be 10k or less for proper operation.

#### **EXTERNAL CAPACITORS**

To assure regulator stability, input and output capacitors are required as shown in the Typical Application Circuit.

#### **OUTPUT CAPACITOR**

An output capacitor is required on the LP3884X devices for loop stability. The minimum value of capacitance necessary depends on type of capacitor: if a solid Tantalum capacitor is used, the part is stable with capacitor values as low as 4.7µF. If a ceramic capacitor is used, a minimum of 22  $\mu F$  of capacitance must be used (capacitance may be increased without limit). The reason a larger ceramic capacitor is required is that the output capacitor sets a pole which limits the loop bandwidth. The Tantalum capacitor has a higher ESR than the ceramic which provides more phase margin to the loop, thereby allowing the use of a smaller output capacitor because adequate phase margin can be maintained out to a higher crossover frequency. The tantalum capacitor will typically also provide faster settling time on the output after a fast changing load transient occurs, but the ceramic capacitor is superior for bypassing high frequency noise.

The output capacitor must be located less than one centimeter from the output pin and returned to a clean analog ground. Care must be taken in choosing the output capacitor to ensure that sufficient capacitance is provided over the full operating temperature range. If ceramics are selected, only X7R or X5R types may be used because Z5U and Y5F types suffer severe loss of capacitance with temperature and applied voltage and may only provide 20% of their rated capacitance in operation.

#### **INPUT CAPACITOR**

The input capacitor is also critical to loop stability because it provides a low source impedance for the regulator. The minimum required input capacitance is 10  $\mu$ F ceramic (Tantalum not recommended). The value of  $C_{IN}$  may be increased without limit. As stated above, X5R or X7R must be used to ensure

sufficient capacitance is provided. The input capacitor must be located less than one centimeter from the input pin and returned to a clean analog ground.

# FEED FORWARD CAPACITOR (Refer to Typical Application Circuit)

A capacitor placed across R1 can provide some additional phase margin and improve transient response. The capacitor  $C_{\text{FF}}$  and R1 form a zero in the loop response given by the formula:

$$F_Z = 1 / (2 \times \pi \times C_{FF} \times R1)$$

For best effect, select  $C_{FF}$  so the zero frequency is approximately 70 kHz. The phase lead provided by  $C_{FF}$  drops as the output voltage gets closer to 0.56V (and R1 reduces in value). The reason is that  $C_{FF}$  also forms a pole whose frequency is given by:

$$F_P = 1 / (2 \times \pi \times C_{FF} \times R1 // R2)$$

As R1 reduces, the two equations come closer to being equal and the pole and zero begin to cancel each other out which removes the beneficial phase lead of the zero.

#### **BIAS CAPACITOR**

The  $0.1\mu F$  capacitor on the bias line can be any good quality capacitor (ceramic is recommended).

#### **BIAS VOLTAGE**

The bias voltage is an external voltage rail required to get gate drive for the N-FET pass transistor. Bias voltage must be in the range of 4.5 - 5.5V to assure proper operation of the part.

#### **UNDER VOLTAGE LOCKOUT**

The bias voltage is monitored by a circuit which prevents the regulator output from turning on if the bias voltage is below approximately 3.8V.

#### SHUTDOWN OPERATION


Pulling down the shutdown (\$\overline{S/D}\$) pin will turn-off the regulator. The \$\overline{S/D}\$ pin must be actively terminated through a pull-up resistor (10 k\$\Omega\$ to 100 k\$\Omega\$) for a proper operation. If this pin is driven from a source that actively pulls high and low (such as a CMOS rail to rail comparator), the pull-up resistor is not required. This pin must be tied to Vin if not used.

#### POWER DISSIPATION/HEATSINKING

Heatsinking for the PSOP-8 package is accomplished by allowing heat to flow through the exposed DAP on the bottom

of the package into the copper on the PC board. The exposed DAP nearly property and the package into the copper on the PC board. The exposed DAP nearly property is a second to the package into the copper planes. Since the DAP is physically continued to the package into the package into the copper planes. Since the DAP is physically con-	nected to the backside of the die, it must be held at ground potential. Under all possible conditions, the junction temperature must be within the range specified under operating conditions.

### Physical Dimensions inches (millimeters) unless otherwise noted 查询"LP38841-ADJ"供应商



PSOP-8 8-Lead Molded PSOP-2 NS Package Number MRA08B

查询"LP38841-ADJ"供应商	Notes
旦 in LC30041-ADJ 法应向	

Stable with Ceramic Output Capacitors

5询"LP38841-ADJ"供应商

### **Notes**

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS. IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2007 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Customer Support Center Email: new.feedback@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530-85-86 Email: europe.support@nsc.com Deutsch Tel: +49 (0) 69 9508 6208 English Tel: +49 (0) 870 24 0 2171 Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com

National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560