#### 询"74ALVTH16373DLG4"供应商

SCES067F - JUNE 1996 - REVISED JANUARY 1999

- State-of-the-Art Advanced BiCMOS
   Technology (ABT) Widebus™ Design for
   2.5-V and 3.3-V Operation and Low Static
   Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 2.3-V to 3.6-V V<sub>CC</sub>)
- Typical V<sub>OLP</sub> (Output Ground Bounce)
   < 0.8 V at V<sub>CC</sub> = 3.3 V, T<sub>A</sub> = 25°C
- High Drive (-24/24 mA at 2.5-V and -32/64 mA at 3.3-V V<sub>CC</sub>)
- Power Off Disables Outputs, Permitting Live Insertion
- High-Impedance State During Power Up and Power Down Prevents Driver Conflict
- Uses Bus Hold on Data Inputs in Place of External Pullup/Pulldown Resistors to Prevent the Bus From Floating
- Auto3-State Eliminates Bus Current Loading When Output Exceeds V<sub>CC</sub> + 0.5 V
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model; and Exceeds 1000 V Using Charged-Device Model, Robotic Method
- Flow-Through Architecture Facilitates
   Printed Circuit Board Layout
- Distributed V<sub>CC</sub> and GND Pin Configuration
   Minimizes High-Speed Switching Noise
- Package Options Include Plastic Shrink Small-Outline (DL), Thin Shrink Small-Outline (DGG), Thin Very Small-Outline (DGV) Packages, and 380-mil Fine-Pitch Ceramic Flat (WD) Package

#### SN54ALVTH16373 . . . WD PACKAGE SN74ALVTH16373 . . . DGG, DGV, OR DL PACKAGE (TOP VIEW)

		`		
	10E	1 U	18	] 1LE
	1Q1 [			1D1
	1Q2 [			1D2
	GND [			h
	1Q3 [			
	1Q4 [			1D3 1D4
	VCC		42	V <sub>CC</sub>
	1Q5 [			1D5
	1Q6 [			1D6
(	GND [			GND
	1Q7 [			
	1Q8 [			] 1D8
	2Q1 [			
	2Q2 [		35	2D2
(	GND [	15	34	GND
	2Q3 [	16	33	] 2D3
	2Q4 [	17	32	] 2D4
	V <sub>CC</sub> [	18	31	] v <sub>cc</sub>
	2Q5 [			] 2D5
	2Q6 [			D 2D6
(	GND [			GND
	2Q7 [			2D7
	2Q8 [			2D8
	20E	24		2LE
			20	ľ

### description

The 'ALVTH16373 devices are 16-bit transparent D-type latches with 3-state outputs designed for 2.5-V or 3.3-V V<sub>CC</sub> operation, but with the capability to provide a TTL interface to a 5-V system environment. These devices are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

These devices can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments Incorporated.



# SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCESTATIVIUM 1996下 REVISED AND ARXIII (地) 市 商

### description (continued)

A buffered output-enable  $(\overline{OE})$  input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

When  $V_{CC}$  is between 0 and 1.2 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 1.2 V,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.


The SN54ALVTH16373 is characterized for operation over the full military temperature range of –55°C to 125°C. The SN74ALVTH16373 is characterized for operation from –40°C to 85°C.


# FUNCTION TABLE (each 8-bit section)

	INPUTS	OUTPUT	
OE	LE	D	Q
L	Н	Н	Н
L	Н	L	L
L	L	Χ	Q <sub>0</sub>
Н	X	Χ	Z



### logic diagram (positive logic)





To Seven Other Channels

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	).5 V to 4.6 V
Input voltage range, V <sub>I</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high-impedance	
or power-off state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high state, V <sub>O</sub> (see Note 1)	–0.5 V to 7 V
Output current in the low state, IO: SN54ALVTH16373	96 mA
SN74ALVTH16373	
Output current in the high state, IO: SN54ALVTH16373	–48 mA
SN74ALVTH16373	
Input clamp current, I <sub>IK</sub> (V <sub>I</sub> < 0)	−50 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0)	–50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package	89°C/W
DGV package	93°C/W
DL package	94°C/W
Storage temperature range, T <sub>stq</sub> 68	5°C to 150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

# recommended operating conditions, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (see Note 3)

			SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
Vcc	Supply voltage		2.3		2.7	2.3		2.7	V
VIH	High-level input voltage					1.7			V
V <sub>IL</sub>	Low-level input voltage			4	0.7			0.7	V
VI	Input voltage			VCC	5.5	0	VCC	5.5	V
IOH	High-level output current			,0	-6			-8	mA
la	Low-level output current			Ç	6			8	mA
lor	Low-level output current; current duty cycle ≤	50%; f≥1 kHz	5	5	18			24	IIIA
Δt/Δν	Input transition rise or fall rate	Outputs enabled	87		10			10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate					200			μs/V
TA	Operating free-air temperature				125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



<sup>2.</sup> The package thermal impedance is calculated in accordance with JESD 51.

# SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCESOSATIVIANA 1996下 REVISED SANUARY II 他的市商

# recommended operating conditions, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (see Note 3)

			SN54	ALVTH16	6373	SN74/	ALVTH1	6373	UNIT
			MIN	TYP	MAX	MIN	TYP	MAX	UNIT
VCC	Supply voltage		3		3.6	3		3.6	V
VIH	High-level input voltage					2			V
V <sub>IL</sub>	Low-level input voltage			Ź	0.8			0.8	V
VI	Input voltage			VCC	5.5	0	VCC	5.5	V
IOH	High-level output current			Q	-24			-32	mA
la	Low-level output current			(0)	24			32	mA
lOL	Low-level output current; current duty cycle ≤	50%; f ≥ 1 kHz	40	$\tilde{Q}$	48			64	IIIA
Δt/Δν	Input transition rise or fall rate Outputs enabled		40		10			10	ns/V
Δt/ΔVCC	Power-up ramp rate					200			μs/V
T <sub>A</sub>	Operating free-air temperature		-55		125	-40		85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

# electrical characteristics over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted)

	ADAMETED	TEST OF	NUDITIONS	SN54	ALVTH1	6373	SN74	ALVTH1	6373	UNIT		
Ρ/	ARAMETER	lESI CC	ONDITIONS	MIN	TYP†	MAX	MIN	TYP†	MAX	UNII		
VIK		$V_{CC} = 2.3 \text{ V},$	I <sub>I</sub> = -18 mA			-1.2			-1.2	V		
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	$I_{OH} = -100  \mu A$	V <sub>CC</sub> -0	2		V <sub>CC</sub> -0	.2				
Vон		V <sub>CC</sub> = 2.3 V	$I_{OH} = -6 \text{ mA}$	1.8						V		
		VCC = 2.3 V	$I_{OH} = -8 \text{ mA}$				1.8					
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V},$	$I_{OL} = 100 \mu\text{A}$			0.2			0.2			
			$I_{OL} = 6 \text{ mA}$			0.4						
VOL		V <sub>CC</sub> = 2.3 V	$I_{OL} = 8 \text{ mA}$						0.4	V		
		VCC = 2.5 V	$I_{OL} = 18 \text{ mA}$			0.5						
			$I_{OL} = 24 \text{ mA}$						0.5			
	Control inputs	$V_{CC} = 2.7 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1			
	Control inputs	$V_{CC} = 0 \text{ or } 2.7 \text{ V},$	V <sub>I</sub> = 5.5 V			<u>\$</u> 10			10			
I <sub>I</sub>			V <sub>I</sub> = 5.5 V		Š	10			10	μΑ		
	Data inputs	V <sub>CC</sub> = 2.7 V	AI = ACC		24	1			1			
			V <sub>I</sub> = 0		5	<b>-</b> 5			<b>–</b> 5			
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$		3				±100	μΑ		
I <sub>BHL</sub> ‡		$V_{CC} = 2.3 \text{ V},$	$V_{I} = 0.7 V$		115			115		μΑ		
I <sub>BHH</sub> §	3	$V_{CC} = 2.3 \text{ V},$	V <sub>I</sub> = 1.7 V	Q	-10			-10		μΑ		
IBHLC	P	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to $V_{CC}$	300			300			μΑ		
IBHHO	D <sup>#</sup>	$V_{CC} = 2.7 \text{ V},$	$V_I = 0$ to $V_{CC}$	-300			-300			μΑ		
<sub>IEX</sub>		$V_{CC} = 2.3 \text{ V},$	$V_0 = 5.5 \text{ V}$			125			125	μΑ		
IOZ(P	U/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_{O} = \frac{0.5}{\text{OE}} \text{ V}$ V <sub>I</sub> = GND or V <sub>CC</sub> , $\overline{\text{OE}}$ =	to V <sub>CC</sub> , don't care			±100			±100	μΑ		
lozh		V <sub>CC</sub> = 2.7 V	$V_0 = 2.3 \text{ V},$ $V_1 = 0.7 \text{ V or } 1.7 \text{ V}$			5			5	μΑ		
lozL		V <sub>CC</sub> = 2.7 V	$V_O = 0.5 \text{ V},$ $V_I = 0.7 \text{ V or } 1.7 \text{ V}$			-5			-5	μΑ		
		V <sub>CC</sub> = 2.7 V,	Outputs high		0.04	0.1		0.04	0.1			
ICC		$I_{O} = 0$ ,	Outputs low		2.3	4.5		2.3	4.5	mA		
		1,7 ,7	Outputs disabled		0.04	0.1		0.04	0.1			
Ci		V <sub>CC</sub> = 2.5 V,	V <sub>I</sub> = 2.5 V or 0		3.5			3.5		pF		
Со		$V_{CC} = 2.5 \text{ V},$	V <sub>O</sub> = 2.5 V or 0		6			6		pF		
		•					-					

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 2.5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

<sup>¶</sup> An external driver must source at least IBHLO to switch this node from low to high.

<sup>#</sup>An external driver must sink at least IBHHO to switch this node from high to low.

Current into an output in the high state when VO > VCC

<sup>\*</sup>High-impedance state during power up or power down

# SN54ALVTH16373, SN74ALVTH16373 2.5-V/3.3-V 16-BIT TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

SCESTATUTUMA 1996下 PFY/SEP 347) P/RRX 11/009 1 示 高

# electrical characteristics over recommended operating free-air temperature range, $V_{\text{CC}}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted)

DA.	DAMETER	TEST O	ONDITIONS	SN54	ALVTH1	6373	SN74	ALVTH1	6373	LINUT	
PA	RAMETER	l lesi c	ONDITIONS	MIN	TYP <sup>†</sup>	MAX	MIN	TYP†	MAX	UNIT	
VIK		V <sub>CC</sub> = 3 V,	I <sub>I</sub> = -18 mA			-1.2			-1.2	V	
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I <sub>OH</sub> = -100 μA	V <sub>CC</sub> -0	.2		V <sub>CC</sub> -0	.2			
Vон		V 2.V	I <sub>OH</sub> = -24 mA	2						V	
		VCC = 3 V	I <sub>OH</sub> = -32 mA				2				
		$V_{CC} = 3 \text{ V to } 3.6 \text{ V},$	I <sub>OL</sub> = 100 μA			0.2			0.2		
			I <sub>OL</sub> = 16 mA						0.4		
VOL			I <sub>OL</sub> = 24 mA			0.5				V	
VOL		V <sub>CC</sub> = 3 V	$I_{OL} = 32 \text{ mA}$						0.5	V	
			$I_{OL} = 48 \text{ mA}$			0.55					
	_		$I_{OL} = 64 \text{ mA}$						0.55		
	Control inputs	$V_{CC} = 3.6 \text{ V},$	$V_I = V_{CC}$ or GND			±1			±1		
	Control inputs	$V_{CC} = 0 \text{ or } 3.6 \text{ V},$	V <sub>I</sub> = 5.5 V		Š	10			10		
Ц			V <sub>I</sub> = 5.5 V		77	10			10	μΑ	
	Data inputs	V <sub>CC</sub> = 3.6 V	VI = VCC		1	1			1		
			V <sub>I</sub> = 0		2	<b>-</b> 5			<b>–</b> 5		
l <sub>off</sub>		$V_{CC} = 0$ ,	$V_I$ or $V_O = 0$ to 4.5 $V$	0	5				±100	μΑ	
I <sub>BHL</sub> ‡		$V_{CC} = 3 V$ ,	V <sub>I</sub> = 0.8 V	75			75			μΑ	
I <sub>BHH</sub> §		V <sub>CC</sub> = 3 V,	V <sub>I</sub> = 2 V	-75			-75			μΑ	
<sup>I</sup> BHLO	¶	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to $V_{CC}$	500			500			μΑ	
Івнно	#	$V_{CC} = 3.6 \text{ V},$	$V_I = 0$ to $V_{CC}$	-500			-500			μΑ	
I <sub>EX</sub>		$V_{CC} = 3 V$ ,	V <sub>O</sub> = 5.5 V			125			125	μΑ	
loz(PL	J/PD)☆	$V_{CC} \le 1.2 \text{ V}, V_{O} = \underline{0.5} \text{ V}$ $V_{I} = \text{GND or } V_{CC}, \overline{OE} = \underline{0.5} \text{ V}$	V to V <sub>CC</sub> , = don't care			±100			±100	μΑ	
lozh		V <sub>CC</sub> = 3.6 V	V <sub>O</sub> = 3 V,			5			5	μΑ	
			V <sub>I</sub> = 0.8 V or 2 V								
lozL		V <sub>CC</sub> = 3.6 V	$V_0 = 0.5 \text{ V},$			-5			-5	μΑ	
-			V <sub>I</sub> = 0.8 V or 2 V	┼					0.4		
		$V_{CC} = 3.6 \text{ V},$	Outputs high	₩	0.07	0.1		0.07	0.1		
ICC		$I_O = 0$ , $V_I = V_{CC}$ or GND	Outputs low	+	3.2	5.5		3.2	5	mA	
			Outputs disabled	+	0.07	0.1		0.07	0.1		
∆lcc□		V <sub>CC</sub> = 3 V to 3.6 V, One Other inputs at V <sub>CC</sub> or	e input at V <sub>CC</sub> – 0.6 V, GND			0.4			0.4	mA	
C <sub>i</sub>		$V_{CC} = 3.3 \text{ V},$	$V_{I} = 3.3 \text{ V or } 0$		3.5			3.5		pF	
Co		V <sub>CC</sub> = 3.3 V,	V <sub>O</sub> = 3.3 V or 0		6			6		pF	

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>□</sup>This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



<sup>&</sup>lt;sup>‡</sup> The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

<sup>§</sup> The bus-hold circuit can source at least the minimum high sustaining current at VIH min. IBHH should be measured after raising VIN to VCC and then lowering it to VIH min.

 $<sup>\</sup>P$  An external driver must source at least  $I_{\mbox{\footnotesize{BHLO}}}$  to switch this node from low to high.

<sup>#</sup> An external driver must sink at least IBHHO to switch this node from high to low.

Current into an output in the high state when VO > VCC

<sup>★</sup>High-impedance state during power up or power down

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

			SN54ALVTH16373		SN74ALVTH16373		UNIT	
			MIN	MAX	MIN	MAX	UNIT	
t <sub>W</sub>	Pulse duration, LE high		1.5	\.	1.5		ns	
	Outing the state before LE	Data high	1.1,0		1			
tsu	Setup time, data before LE↓	Data low	1.6		1.5		ns	
tu.	Hold time data after LE	Data high	Q1		0.9		ns	
<sup>t</sup> h	Hold time, data after LE↓	2 1.6		1.5		115		

# timing requirements over recommended operating free-air temperature range, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

		SN54ALVTH16373	SN74ALVTH16373	UNIT	
		MIN MAX	MIN MAX		
t <sub>W</sub>	Pulse duration, LE high		1.5	1.5	ns
	Cotton time data before LEI	Data high	1.5	1.4	ns
t <sub>su</sub>	Setup time, data before LE↓	Data low	0	0.9	115
ļ.,	Hold time, data after LE↓	Data high	S1	0.9	ns
th	Data lo		1.5	1.4	

# switching characteristics over recommended operating free-air temperature range, $C_L$ = 30 pF, $V_{CC}$ = 2.5 V $\pm$ 0.2 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	SN54ALVTH1637	SN74ALV	TH16373	UNIT
FARAWILTER	(INPUT)	(OUTPUT)	MIN MAX	MIN	MAX	ONIT
<sup>t</sup> PLH	D	Q	1 3.4	1 1	3.3	ns
<sup>t</sup> PHL	D	3	1 4.3	3 1	4.2	115
<sup>t</sup> PLH	LE	Q	1.4 3.9	1.5	3.8	ns
<sup>t</sup> PHL	LL	3	1.4 4.0	3 1.5	4.5	115
<sup>t</sup> PZH	ŌĒ	Q	1.7 4.	1.8	4.3	ns
t <sub>PZL</sub>	OE	ď	1.4 4.	1.5	4	115
<sup>t</sup> PHZ	OE	Q	1.4 4.	7 1.5	4.6	ns
t <sub>PLZ</sub>	OE .	3	1 3.	7 1	3.6	113


# switching characteristics over recommended operating free-air temperature range, $C_L$ = 50 pF, $V_{CC}$ = 3.3 V $\pm$ 0.3 V (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	SN54ALVTH16373	SN74ALVTH16373	UNIT
FARAIMETER	(INPUT)	(OUTPUT)	MIN MAX	MIN MAX	וואט
tPLH	D	Q	1 3.2	1 3.1	
<sup>t</sup> PHL	D	ď	1 3.4	1 3.3	ns
<sup>t</sup> PLH	LE	Q	1 3.4	1 3.3	ns
<sup>t</sup> PHL	LL	ď	1 3.6	1 3.5	115
<sup>t</sup> PZH	ŌĒ	Q	1.3 4.1	1.4 4	ns
<sup>t</sup> PZL	OE	ď	3.5	1 3.4	115
<sup>t</sup> PHZ	ŌĒ	Q	1.4 5	1.5 4.9	ns
t <sub>PLZ</sub>	OE	3	1.4 4.6	1.5 4.5	



SCES書稿中以MA 1996下 REVISEP 3(M) L/RX "(他) (六 商

# PARAMETER MEASUREMENT INFORMATION $V_{CC}$ = 2.5 V $\pm$ 0.2 V




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \Omega$ ,  $t_f \leq$  2 ns,  $t_f \leq$  2 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



# PARAMETER MEASUREMENT INFORMATION $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$



NOTES: A. C<sub>I</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform22 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_Q = 50 \ \Omega$ ,  $t_f \leq$  2.5 ns,  $t_f \leq$  2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms

27-Sep-2007

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
74ALVTH16373DLG4	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373DLRG4	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373GRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373GRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373VRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373VRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVTH16373ZQLR	ACTIVE	BGA MI CROSTA R JUNI OR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM
SN74ALVTH16373DL	ACTIVE	SSOP	DL	48	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16373DLR	ACTIVE	SSOP	DL	48	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16373GR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVTH16373KR	NRND	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	SNPB	Level-1-240C-UNLIM
SN74ALVTH16373VR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

<sup>&</sup>lt;sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the



# **PACKAGE OPTION ADDENDUM**


27-Sep-2007


accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

22-Sep-2007


### TAPE AND REEL BOX INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package	Pins		Reel Diameter (mm)	Reel Width (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
74ALVTH16373ZQLR	ZQL	56	SITE 32	330	16	4.8	7.3	1.45	8	16	Q1
SN74ALVTH16373DLR	DL	48	SITE 41	330	32	11.35	16.2	3.1	16	32	Q1
SN74ALVTH16373GR	DGG	48	SITE 41	330	24	8.6	15.8	1.8	12	24	Q1
SN74ALVTH16373KR	GQL	56	SITE 32	330	16	4.8	7.3	1.45	8	16	Q1
SN74ALVTH16373VR	DGV	48	SITE 41	330	24	6.8	10.1	1.6	12	24	Q1



Device	Package	Package Pins		Length (mm)	Width (mm)	Height (mm)
74ALVTH16373ZQLR	ZQL	56	SITE 32	346.0	346.0	0.0
SN74ALVTH16373DLR	DL	48	SITE 41	346.0	346.0	0.0
SN74ALVTH16373GR	DGG	48	SITE 41	346.0	346.0	0.0
SN74ALVTH16373KR	GQL	56	SITE 32	346.0	346.0	0.0
SN74ALVTH16373VR	DGV	48	SITE 41	346.0	346.0	0.0

# ZQL (R-PBGA-N56)

# PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is lead-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).



# DGV (R-PDSO-G\*\*)

### **24 PINS SHOWN**

#### **PLASTIC SMALL-OUTLINE**



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

# GQL (R-PBGA-N56)

# PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.


- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



### DL (R-PDSO-G\*\*)

#### \_\_ (------

#### PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

### DGG (R-PDSO-G\*\*)

### PLASTIC SMALL-OUTLINE PACKAGE

#### **48 PINS SHOWN**



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

	Applications	
amplifier.ti.com	Audio	www.ti.com/audio
dataconverter.ti.com	Automotive	www.ti.com/automotive
dsp.ti.com	Broadband	www.ti.com/broadband
interface.ti.com	Digital Control	www.ti.com/digitalcontrol
logic.ti.com	Military	www.ti.com/military
power.ti.com	Optical Networking	www.ti.com/opticalnetwork
microcontroller.ti.com	Security	www.ti.com/security
www.ti-rfid.com	Telephony	www.ti.com/telephony
www.ti.com/lpw	Video & Imaging	www.ti.com/video
	Wireless	www.ti.com/wireless
	dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti-rfid.com	amplifier.ti.com  dataconverter.ti.com  dsp.ti.com  interface.ti.com  logic.ti.com  power.ti.com  microcontroller.ti.com  www.ti-rfid.com  www.ti-com/lpw  Audio  Automotive  Broadband  Digital Control  Military  Optical Networking  Security  Telephony  Video & Imaging

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2007, Texas Instruments Incorporated