#### FAIRCHILD

SEMICONDUCTOR TM

# 74ALVC16841 Low Voltage 20-Bit Transparent Latch with 3.6V Tolerant Inputs and Outputs

#### **General Description**

The ALVC16841 contains twenty non-inverting latches with 3-STATE outputs and is intended for bus oriented applications. The device is byte controlled. The flip-flops appear transparent to the data when the Latch enable (LE) is HIGH. When LE is LOW, the data that meets the setup time is latched. Data appears on the bus when the Output Enable  $(\overline{OE})$  is LOW. When  $\overline{OE}$  is HIGH, the outputs are in a high impedance state.

The 74ALVC16841 is designed for low voltage (1.65V to 3.6V) V<sub>CC</sub> applications with I/O compatibility up to 3.6V.

The 74ALVC16841 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

#### November 2001 Revised November 2001

#### **Features** ■ 1.65V–3.6V V<sub>CC</sub> supply operation ■ 3.6V tolerant inputs and outputs $\blacksquare$ t<sub>PD</sub> (D<sub>n</sub> to O<sub>n</sub>) 3.5 ns max for 3.0V to 3.6V V<sub>CC</sub> 3.9 ns max for 2.3V to 2.7V $V_{CC}$

6.8 ns max for 1.65V to 1.95V V<sub>CC</sub>

- Power-off high impedance inputs and outputs Supports live insertion and withdrawal (Note 1)
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:


Human body model > 2000V

Machine model > 200V

Note 1: To ensure the high-impedance state during power up or power down,  $\overline{\text{OE}}$  should be tied to  $V_{\text{CC}}$  through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

## **Ordering Code:**

Order Number	Package Number	Package Description					
74ALVC16841MTD	MTD56	56-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide					
Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.							



## **Pin Descriptions**

Pin Names	Description
<del>OE</del> n	Output Enable Input (Active LOW)
LEn	Latch Enable Input
D <sub>0</sub> -D <sub>19</sub>	Inputs
O <sub>0</sub> -O <sub>19</sub>	Outputs

© 2001 Fairchild Semiconductor Corporation DS500690

Connection Diagram							
OE, -	$, \cup$	56 – LE <sub>1</sub>					
o <sub>0</sub> —	2	55 D0					
o <sub>1</sub> —	3	54 D1					
GND -	4	53 - GNC					
o <sub>2</sub> —	5	52 D <sub>2</sub>					
o <sub>3</sub> —	6	51 - D3					
v <sub>cc</sub> —	7	50 — V <sub>CC</sub>					
0 <sub>4</sub> —	8	49 D4					
0 <sub>5</sub> —	9	48 D <sub>5</sub>					
o <sub>6</sub> —	10	47 D <sub>6</sub>					
GND -	11	46 GNC					
0 <sub>7</sub> —	12	45 D7					
o <sub>8</sub> —	13	44 - D <sub>8</sub>					
0 <sub>9</sub> —	14	43 — D <sub>9</sub>					
0 <sub>10</sub> —	15	42 D <sub>10</sub>					
0 <sub>11</sub> —	16	41 - D <sub>11</sub>					
0 <sub>12</sub> —	17	40 - D <sub>12</sub>					
GND -	18	39 — GNC					
0 <sub>13</sub> —	19	38 — D <sub>13</sub>					
0 <sub>1.4</sub> —	20	37 D <sub>14</sub>					
0 <sub>15</sub> —	21	36 — D <sub>15</sub>					
v <sub>cc</sub> —	22	35 — V <sub>CC</sub>					
0 <sub>16</sub> —	23	34 — D <sub>16</sub>					
0 <sub>17</sub>	24	33 — D <sub>17</sub>					
GND -	25	32 — GNC					
0 <sub>1.8</sub> —	26	31 D <sub>18</sub>					
0 <sub>19</sub> —	27	30 — D <sub>19</sub>					
ŌĒ2 —	28	29 LE <sub>2</sub>					

#### **Truth Tables**

	Outputs		
LE <sub>1</sub>			0 <sub>0</sub> –0 <sub>9</sub>
Х	Н	Х	Z
н	L	L	L
н	L	Н	н
L	L	Х	O <sub>0</sub>
	Inputs		Outputs
LE <sub>2</sub>	Inputs OE <sub>2</sub>	D <sub>10</sub> –D <sub>19</sub>	Outputs O <sub>10</sub> –O <sub>19</sub>
LE <sub>2</sub>		D <sub>10</sub> -D <sub>19</sub> X	-
	0E <sub>2</sub>		0 <sub>10</sub> -0 <sub>19</sub>
Х	OE <sub>2</sub>	X	0 <sub>10</sub> –0 <sub>19</sub> Z

H = HIGH Voltage Level

L = LOW Voltage Level X = Immaterial (HIGH or LOW, inputs may not float)


Z = High Impedance

O<sub>0</sub> = Previous O<sub>0</sub> before HIGH-to-LOW of Latch Enable

#### **Functional Description**

The 74ALVC16841 contains twenty D-type latches with 3-STATE outputs. The device is byte controlled with each byte functioning identically, but independent of the other. Control pins can be shorted together to obtain full 20-bit operation. The following description applies to each byte. When the Latch Enable (LE<sub>n</sub>) input is HIGH, data on the D<sub>n</sub> enters the latches. In this condition the latches are transparent, i.e., a latch output will change states each time its

D-type input changes. When  $LE_n$  is LOW, the latches store information that was present on the D-type inputs a setup time preceding the HIGH-to-LOW transition on  $LE_n$ . The 3-STATE outputs are controlled by the Output Enable  $(\overline{OE}_n)$  input. When  $\overline{OE}_n$  is LOW the standard outputs are in the 2-state mode. When  $\overline{OE}_n$  is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the latches.



www.fairchildsemi.com

#### Absolute Maximum Ratings(Note 2)

Supply Voltage (V <sub>CC</sub> )	-0.5V to +4.6V
DC Input Voltage (VI)	-0.5V to 4.6V
Output Voltage (V <sub>O</sub> ) (Note 3)	–0.5V to V <sub>CC</sub> +0.5V
DC Input Diode Current (IIK)	
V <sub>1</sub> < 0V	–50 mA
DC Output Diode Current (I <sub>OK</sub> )	
V <sub>O</sub> < 0V	–50 mA
DC Output Source/Sink Current	
(I <sub>OH</sub> /I <sub>OL</sub> )	±50 mA
DC V <sub>CC</sub> or GND Current per	
Supply Pin (I <sub>CC</sub> or GND)	±100 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+150^{\circ}C$

# Recommended Operating

Conditions (Note 4)	
Power Supply	
Operating	1.65V to 3.6V
Input Voltage (V <sub>I</sub> )	0V to V <sub>CC</sub>
Output Voltage (V <sub>O</sub> )	0V to V <sub>CC</sub>
Free Air Operating Temperature (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$
Minimum Input Edge Rate ( $\Delta t / \Delta V$ )	
$V_{IN} = 0.8 V$ to 2.0V, $V_{CC} = 3.0 V$	10 ns/V

74ALVC16841

Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 3: I<sub>O</sub> Absolute Maximum Rating must be observed.


Note 4: Floating or unused inputs must be held HIGH or LOW.

Symbol	Parameter	Conditions	V <sub>CC</sub>	Min	Max	Units
			(V)			
V <sub>IH</sub>	HIGH Level Input Voltage		1.65 -1.95	0.65 x V <sub>CC</sub>		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V <sub>IL</sub>	LOW Level Input Voltage		1.65 -1.95		$0.35 \times V_{CC}$	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V <sub>ОН</sub>	HIGH Level Output Voltage	I <sub>OH</sub> = -100 μA	1.65 - 3.6	V <sub>CC</sub> - 0.2		
		$I_{OH} = -4 \text{ mA}$	1.65	1.2		
		$I_{OH} = -6 \text{ mA}$	2.3	2		
		$I_{OH} = -12 \text{ mA}$	2.3	1.7		V
			2.7	2.2		
			3.0	2.4		
		I <sub>OH</sub> = -24 mA	3.0	2		
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>OL</sub> = 100 μA	1.65 - 3.6		0.2	
		$I_{OL} = 4 \text{ mA}$	1.65		0.45	
		$I_{OL} = 6 \text{ mA}$	2.3		0.4	v
		$I_{OL} = 12mA$	2.3		0.7	v
			2.7		0.4	
		I <sub>OL</sub> = 24 mA	3		0.55	
l	Input Leakage Current	$0 \le V_I \le 3.6V$	3.6		±5.0	μA
I <sub>OZ</sub>	3-STATE Output Leakage	$0 \le V_O \le 3.6V$	3.6		±10	μA
lcc	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μA
∆l <sub>CC</sub>	Increase in I <sub>CC</sub> per Input	$V_{IH} = V_{CC} - 0.6V$	3 -3.6		750	μΑ

## **DC Electrical Characteristics**


Symbol		$T_A = -40^{\circ}C$ to $+85^{\circ}C$ , $R_L = 500\Omega$								
	Parameter	C <sub>L</sub> = 50 pF				C <sub>L</sub> = 30 pF				
		V <sub>CC</sub> = $3.3V \pm 0.3V$		$V_{CC} = 2.7V$		V $_{CC}$ = 2.5V $\pm$ 0.2V		V $_{CC}$ = 1.8V $\pm$ 0.15V		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	3.5	1.5	3.9	1.0	3.4	1.5	6.8	ns
	Bus to Bus	1.5	5.5	1.5	3.5	1.0	5.4	1.5	0.0	T R
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay	1.3	4.0	1.5	4.9	1.0	4.4	1.5	8.8	
	LE to Bus	1.3	4.0	1.5	4.9	1.0	4.4	1.5	0.0	ns
t <sub>PZL</sub> , t <sub>PZH</sub>	Output Enable Time	1.3	4.3	1.5	5.4	1.0	4.9	1.5	9.8	ns
t <sub>PLZ</sub> , t <sub>PHZ</sub>	Output Disable Time	1.3	4.2	1.5	4.7	1.0	4.2	1.5	7.6	ns
t <sub>W</sub>	Pulse Width	1.5		1.5		1.5		4.0		ns
t <sub>S</sub>	Setup Time	1.5		1.5		1.5		2.5		ns
t <sub>H</sub>	Hold Time	1.0	1	1.0		1.0		1.0	1	ns

Symbol	Parameter		Conditions	<b>TA</b> = -	Units	
Symbol	Falameter		Conditions	V <sub>cc</sub>	Typical	Units
CIN	Input Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	6	pF
C <sub>OUT</sub>	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C <sub>PD</sub>	Power Dissipation Capacitance Outputs Enabled		$f = 10 \text{ MHz}, C_L = 50 \text{ pF}$	3.3	20	pF
				2.5	20	рі



74ALVC16841

www.fairchildsemi.com



www.fairchildsemi.com