K1526B & K1536B Series 9x11 mm, 5.0 or 3.3 Volt, CMOS/TTL, VCXO








.043 [1.09] MAX


.151 [3.84] MAX.

DENOTES PIN 1.


- Former Champion Product
- Phase-Locked Loops (PLL's), Clock Recovery, Reference Signal Tracking, Synthesizers, Frequency Modulation/Demodulation

RFF






SUGGESTED SOLDER PAD LAYOUT



Pin Connections

PIN	FUNCTION			
1	Voltage Control			
2	Tristate			
3	Ground & Gnd Plane			
4	Output			
5	N/C			
6	+Vdd			



-	.018 [0.46] TYP.									
	PARAMETER	Symbol					Units			
Electrical Specifications	Model	-	K1526BA K1536BA		K1526BD K1536BD	K1526BE				
	Frequency Range	F	2 to 55	55.1 to 80	2 to 55	2 to 40	MHz			
	Frequency Stability: Overall	∆ F/F	Inclusive of Calibration, Temperature, Voltage, Load, and Aging							
	0°C to +70°C		±25	±40	±25	±32	ppm			
	-40°C to +85°C		±50	±60	±50	±50	ppm			
	Pullability Minimum Maximum		±100 ±150	±80 ±160	±80 ±130	±200	ppm ppm			
				_	l		- I'' AL (
	PARAMETER	Symbol	Min.	Typ.	Max.	Units	Condition/Notes			
	Operating Temperature	TA	`	ering Informat						
	Storage Temperature	Ts	-40		+125	°C				
	Aging		0/5		.00.5		. 50 MIL (: 50 MIL			
	1st Year		-3/-5		+3/+5	ppm	< 52 MHz /≥ 52 MHz			
	Thereafter (per year)		-1/-2		+1/+2	ppm	< 52 MHz / ≥ 52 MHz			
	Control Voltage	Vc	0.5	2.5	4.5	V	K1526B			
			0.3	1.65	3.0	٧	K1536B			
	l ima aribu		0		5.0	V %	K1526BE			
	Linearity Modulation Bandwidth	£	20		10		Positive Monotonic Slope			
		fm Zin	50k			kHz Ohms	+3 dB @ 10 kHz			
	Input Impedance Input Voltage	Vdd	4.5	5.0	5.5	V	@ 10 kH2 K1526B			
	iliput voltage	vuu	3.0	3.3	3.6	v	K1536B			
	Input Current	ldd	3.0	3.3	30	mA	K 1990B			
	Output Type	luu			30	IIIA	CMOS/TTL			
	Load				15	pF	HCMOS			
	Symmetry (Duty Cycle)		(See Orde	ering Informat	<u> </u>	1				
	Logic "1" Level	Voh	Vdd -0.5		<u> </u>	V				
	Logic "0" Level	Vol			0.5	V				
	Output Current				20	mA				
	Rise/Fall Time	Tr/Tf			5	ns	20% to 80% Vdd, CL = 15 pF			
	Tristate Function		Input Logic "1" or floating: output active Input Logic "0": output disables to high-Z							
	Start up Time				10	ms				
	Phase Jitter @ 26 MHz	φJ		4		ps RMS	Integrated 12 kHz - 20 MHz			
	Phase Noise (Typical)	10 Hz	100 Hz	1 kHz	10 kHz	100 kHz	Offset from carrier			
	@ 26 MHz	-65	-95	-115	-130	-140	dBc/Hz			

MtronPTI reserves the right to make changes to the product(s) and service(s) described herein without notice. No liability is assumed as a result of their use or application.