

High Speed, Dual, 4 A MOSFET Driver with Thermal Protection

ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635

FEATURES

Industry-standard-compatible pinout High current drive capability Precise threshold shutdown comparator **UVLO** with hysteresis Overtemperature warning signal Overtemperature shutdown 3.3 V-compatible inputs 10 ns typical rise time and fall time @ 2.2 nF load Matched propagation delays between channels Fast propagation delay 9.5 V to 18 V supply voltage (ADP3633/ADP3634/ADP3635) 4.5 V to 18 V supply voltage (ADP3623/ADP3624/ADP3625) Parallelable dual outputs Rated from -40°C to +85°C ambient temperature Thermally enhanced packages, 8-lead SOIC_N_EP and 8-lead MINI_SO_EP

APPLICATIONS

AC-to-dc switch mode power supplies DC-to-dc power supplies Synchronous rectification **Motor drives**

GENERAL DESCRIPTION

The ADP362x/ADP363x is a family of high current and dual high speed drivers, capable of driving two independent N-channel power MOSFETs. The family uses the industry-standard footprint but adds high speed switching performance and improved system reliability.

The family has an internal temperature sensor and provides two levels of overtemperature protection, an overtemperature warning, and an overtemperature shutdown at extreme junction temperatures.

The SD function, generated from a precise internal comparator, provides fast system enable or shutdown. This feature allows redundant overvoltage protection, complementing the protection inside the main controller device, or provides safe system shutdown in the event of an overtemperature warning.

The wide input voltage range allows the driver to be compatible with both analog and digital PWM controllers.

Digital power controllers are supplied from a low voltage supply, and the driver is supplied from a higher voltage supply. The ADP362x/ADP363x family adds UVLO and hysteresis functions, allowing safe startup and shutdown of the higher voltage supply when used with low voltage digital controllers.

The device family is available in thermally enhanced SOIC_N_EP and MINI_SO_EP packaging to maximize high frequency and current switching in a small printed circuit board (PCB) area.

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

df.dzsc.com

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No cense is granted by implication or otherwise under any patent or patent rights of Analog Devices. arks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. www.analog.com Tel: 781.329.4700 ©2009 Analog Devices, Inc. All rights reserved.

Fax: 781.461.3113

ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635 查询"ADP3633"供应商

TABLE OF CONTENTS				
Features	Theory of Operation			
Applications1	Input Drive Requirements (INA, INA, INB, INB, and SD) 12			
General Description	Low-Side Drivers (OUTA, OUTB)12			
Functional Block Diagram	Shutdown (SD) Function			
Revision History	Overtemperature Protections			
Specifications	Supply Capacitor Selection13			
Timing 6 [SYd5_ e	PCB Layout Considerations13			
Absolute Maximum Ratings 6	Parallel Operation			
ESD Caution6	Thermal Considerations14			
Pin Configuration and Function Descriptions7	Outline Dimensions			
Typical Performance Characteristics	Ordering Guide			
Test Circuit				
REVISION HISTORY				
7/09—Rev. 0 to Rev. A	Changes to Figure 16 to Figure 19 Captions 10			
Added ADP3623, ADP3625, ADP3633, and	Changes to Figure 20			
ADP3635Universal	Changes to Figure 21, Input Drive Requirements (INA,			
Changes to Features Section, General Description Section,	INA, INB, INB, and SD) Section, and Figure 22			
and Figure 11	Changes to Figure 23 and Parallel Operation Section 13			
Changes to Table 1	Changes to Design Example Section			
Added Figure 4; Renumbered Sequentially4	Changes to Ordering Guide16			
Added Figure 77				
Added Table 3; Renumbered Sequentially7	5/09—Revision 0: Initial Version			
Added Figure 9 and Table 58				
Changes to Figure 109				

SPECIFICATIONS


 $V_{\rm DD}$ = 12 V, $T_{\rm J}$ = -40°C to +125°C, unless otherwise noted.

Table 1.

Parameter	Symbol	Test Conditions/Comments	Min	Тур	Max	Unit
SUPPLY						
Supply Voltage Range	V_{DD}	ADP3633/ADP3634/ADP3635	9.5		18	V
	V_{DD}	ADP3623/ADP3624/ADP3625	4.5		18	V
Supply Current	I _{DD}	No switching, INA, INA, INB, and INB disabled		1.2	3	mA
Standby Current	I _{SBY}	SD = 5 V		1.2	3	mA
UVLO	301					
Turn-On Threshold Voltage	V_{UVLO_ON}	V_{DD} rising, $T_A = 25$ °C, ADP3633/ADP3634/ADP3635	8.0	8.7	9.5	V
J	V _{UVLO_ON}	V_{DD} rising, $T_A = 25^{\circ}$ C, ADP3623/ADP3624/ADP3625	3.8	4.2	4.5	V
Turn-Off Threshold Voltage	V _{UVLO OFF}	V_{DD} falling, $T_A = 25^{\circ}$ C, ADP3633/ADP3634/ADP3635	7.0	7.7	8.5	V
j	V _{UVLO OFF}	V_{DD} falling, $T_A = 25^{\circ}$ C, ADP3623/ADP3624/ADP3625	3.5	3.9	4.3	V
Hysteresis	OVLO_OFF	ADP3633/ADP3634/ADP3635		1.0		V
,		ADP3623/ADP3624/ADP3625		0.3		V
DIGITAL INPUTS (INA, INA, INB, INB, SD)			1			
Input Voltage High	V _{IH}		2.0			V
Input Voltage Low	V _{IL}				0.8	V
Input Current	I _{IN}	$0 \text{ V} < \text{V}_{\text{IN}} < \text{V}_{\text{DD}}$	-20		+20	μA
SD Threshold High	V _{SD H}	· · · in · · · bb	1.19	1.28	1.38	V
55csc.ag	V _{SD_H}	T _A = 25°C	1.21	1.28	1.35	V
SD Threshold Low	V _{SD_L}	$T_A = 25^{\circ}C$	0.95	1.0	1.05	V
SD Hysteresis	V _{SD_HYST}	$T_A = 25^{\circ}C$	240	280	320	mV
Internal Pull-Up/Pull-Down Current	* SD_HYSI	, A 25 C	2.0	6	320	μA
OUTPUTS (OUTA, OUTB)						
Output Resistance, Unbiased		VDD = PGND		80		kΩ
Peak Source Current		See Figure 20		4		Α
Peak Sink Current		See Figure 20		-4		Α
SWITCHING TIME				•		
OUTA, OUTB Rise Time	t _{RISE}	C _{LOAD} = 2.2 nF, see Figure 3 and Figure 4		10	25	ns
OUTA, OUTB Fall Time	t _{FALL}	C _{LOAD} = 2.2 nF, see Figure 3 and Figure 4		10	25	ns
OUTA, OUTB Rising Propagation Delay	t _{D1}	C _{LOAD} = 2.2 nF, see Figure 3 and Figure 4		14	30	ns
OUTA, OUTB Falling Propagation Delay	t _{D2}	C _{LOAD} = 2.2 nF, see Figure 3 and Figure 4		22	35	ns
SD Propagation Delay Low	t _{dL_SD}	See Figure 2		32	45	ns
SD Propagation Delay High	t _{dH_SD}	See Figure 2		48	75	ns
Delay Matching Between Channels	-dH_SD	555.194.52		2	, ,	ns
OVERTEMPERATURE PROTECTION						113
Overtemperature Warning Threshold	T _w	See Figure 6	120	135	150	°C
Overtemperature Shutdown Threshold	T _{SD}	See Figure 6	150	165	180	°C
Temperature Hysteresis for Shutdown	T _{HYS_SD}	See Figure 6	.50	30	100	l °C
Temperature Hysteresis for Warning	T _{HYS_W}	See Figure 6		10		°C
lemberature Hysteresis for warning						. ~

¹ All limits at temperature extremes guaranteed via correlation using standard statistical quality control (SQC) methods.

TIMING 6;39D3? E






Figure 3. Output Timing Diagram (Noninverting)




Figure 4. Output Timing Diagram (Inverting)




Figure 5. UVLO Function




Figure 6. Overtemperature Warning and Shutdown

ABSOLUTE MAXIMUM RATINGS

Table 2.

Table 2.	
Parameter	Rating
VDD	-0.3 V to +20 V
OUTA, OUTB	
DC	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
<200 ns	$-2 \text{ V to V}_{DD} + 0.3 \text{ V}$
INA, INA, INB, INB, and SD	$-0.3 \text{ V to V}_{DD} + 0.3 \text{ V}$
ESD	
Human Body Model (HBM)	3.5 kV
Field Induced Charged Device Model (FICDM)	
SOIC_N_EP	1.5 kV
MINI_SO_EP	1.0 kV
θ_{JA} , JEDEC 4-Layer Board	
SOIC_N_EP ¹	59°C/W
MINI_SO_EP ¹	43°C/W
Junction Temperature Range	-40°C to +150°C
Storage Temperature Range	−65°C to +150°C
Lead Temperature	
Soldering (10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	260°C

 $^{^1\}theta_{JA}$ is measured per JEDEC standards, JESD51-2, JESD51-5, and JESD51-7, as appropriate with the exposed pad soldered to the PCB.

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



NOTES

1. THE EXPOSED PAD OF THE PACKAGE IS NOT DIRECTLY CONNECTED TO ANY PIN OF THE PACKAGE, BUT IT IS ELECTRICALLY AND THERMALLY CONNECTED TO THE DIE SUBSTRATE, WHICH IS THE GROUND OF THE DEVICE.

Figure 7. ADP3623/ADP3633 Pin Configuration

Table 3. ADP3623/ADP3633 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	SD	Output Shutdown. When high, this pin disables normal operation, forcing OUTA and OUTB low.
2	ĪNĀ	Inverting Input Pin for Channel A Gate Driver.
3	PGND	Ground. This pin should be closely connected to the source of the power MOSFET.
4	ĪNB	Inverting Input Pin for Channel B Gate Driver.
5	OUTB	Output Pin for Channel B Gate Driver.
6	VDD	Power Supply Voltage. Bypass this pin to PGND with a \sim 1 μ F to 5 μ F ceramic capacitor.
7	OUTA	Output Pin for Channel A Gate Driver.
8	OTW	Overtemperature Warning Flag. Open drain, active low.



NOTES

1. THE EXPOSED PAD OF THE PACKAGE IS NOT DIRECTLY CONNECTED TO ANY PIN OF THE PACKAGE, BUT IT IS ELECTRICALLY AND THERMALLY CONNECTED TO THE DIE SUBSTRATE, WHICH IS THE GROUND OF THE DEVICE.

Figure 8. ADP3624/ADP3634 Pin Configuration

Table 4. ADP3624/ADP3634 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	SD	Output Shutdown. When high, this pin disables normal operation, forcing OUTA and OUTB low.
2	INA	Input Pin for Channel A Gate Driver.
3	PGND	Ground. This pin should be closely connected to the source of the power MOSFET.
4	INB	Input Pin for Channel B Gate Driver.
5	OUTB	Output Pin for Channel B Gate Driver.
6	VDD	Power Supply Voltage. Bypass this pin to PGND with a \sim 1 μ F to 5 μ F ceramic capacitor.
7	OUTA	Output Pin for Channel A Gate Driver.
8	OTW	Overtemperature Warning Flag. Open drain, active low.

ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635 查询 "ADP3633"供应商



NOTES

1. THE EXPOSED PAD OF THE PACKAGE IS NOT DIRECTLY CONNECTED TO ANY PIN OF THE PACKAGE, BUT IT IS ELECTRICALLY AND THERMALLY CONNECTED TO THE DIE SUBSTRATE, WHICH IS THE GROUND OF THE DEVICE.

Figure 9. ADP3625/ADP3635 Pin Configuration

Table 5. ADP3625/ADP3635 Pin Function Descriptions

Pin No.	Mnemonic	Description
1	SD	Output Shutdown. When high, this pin disables normal operation, forcing OUTA and OUTB low.
2	ĪNA	Inverting Input Pin for Channel A Gate Driver.
3	PGND	Ground. This pin should be closely connected to the source of the power MOSFET.
4	INB	Input Pin for Channel B Gate Driver.
5	OUTB	Output Pin for Channel B Gate Driver.
6	VDD	Power Supply Voltage. Bypass this pin to PGND with a \sim 1 μ F to 5 μ F ceramic capacitor.
7	OUTA	Output Pin for Channel A Gate Driver.
8	OTW	Overtemperature Warning Flag. Open drain, active low.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 10. UVLO vs. Temperature




Figure 11. Rise and Fall Times vs. Temperature




Figure 12. Propagation Delay vs. Temperature




Figure 13. Rise and Fall Times vs. V_{DD}




Figure 14. Propagation Delay vs. V_{DD}




Figure 15. Shutdown Threshold vs. Temperature




Figure 16. Typical Rise Propagation Delay (Noninverting)




Figure 17. Typical Fall Propagation Delay (Noninverting)




Figure 18. Typical Rise Time (Noninverting)





Figure 19. Typical Fall Time (Noninverting)

TEST CIRCUIT



THEORY OF OPERATION

The ADP362x/ADP363x family of dual drivers is optimized for driving two independent enhancement N-channel MOSFETs or insulated gate bipolar transistors (IGBTs) in high switching frequency applications.

These applications require high speed, fast rise and fall times, as well as short propagation delays. The capacitive nature of the aforementioned gated devices requires high peak current capability as well.

ADP3623/ADP3624/ADP3625 ADP3633/ADP3634/ADP3635




Figure 21. Typical Application Circuit

INPUT DRIVE REQUIREMENTS (INA, INA, INB, INB, AND SD)

The ADP362x/ADP363x family inputs are designed to meet the requirements of modern digital power controllers; the signals are compatible with 3.3 V logic levels. At the same time, the input structure allows for input voltages as high as $V_{\rm DD}$.

The signals applied to the inputs (INA, INA, INB, and INB) should have steep and clean fronts. It is not recommended to apply slow changing signals to drive these inputs because they can result in multiple switching when the thresholds are crossed, causing damage to the power MOSFET or IGBT.

An internal pull-down resistor is present at the input, which guarantees that the power device is off in the event that the input is left floating.

The SD input has a precision comparator with hysteresis and is therefore suitable for slow changing signals (such as a scaled down output voltage); see the Shutdown (SD) Function section for more details on this comparator.

LOW-SIDE DRIVERS (OUTA, OUTB)

The ADP362x/ADP363x family of dual drivers is designed to drive ground referenced N-channel MOSFETs. The bias is internally connected to the $V_{\rm DD}$ supply and PGND.

When the ADP362x/ADP363x family is disabled, both low-side gates are held low. An internal impedance is present between the OUTA/OUTB pins and GND, even when $V_{\rm DD}$ is not present;

this feature ensures that the power MOSFET is normally off when bias voltage is not present.

When interfacing the ADP362x/ADP363x family to external MOSFETs, the designer should consider ways to make a robust design that minimizes stresses on both the driver and the MOSFETs. These stresses include exceeding the short time duration voltage ratings on the OUTA and OUTB pins, as well as the external MOSFET.

Power MOSFETs are usually selected to have a low on resistance to minimize conduction losses, which usually implies a large input gate capacitance and gate charge.

SHUTDOWN (SD) FUNCTION

The ADP362x/ADP363x family features an advanced shutdown function, with accurate threshold and hysteresis.

The SD signal is an active high signal. An internal pull-up is present on this pin and, therefore, it is necessary to pull down the pin externally for drivers to operate normally.

In some power systems, it is sometimes necessary to provide an additional overvoltage protection (OVP) or overcurrent protection (OCP) shutdown signal to turn off the power devices (MOSFETs or IGBTs) in case of failure of the main controller.

An accurate internal reference is used for the SD comparator so that it can be used to detect OVP or OCP fault conditions.




Figure 22. Shutdown Function Used for Redundant OVP

OVERTEMPERATURE PROTECTIONS

The ADP362x/ADP363x family provides two levels of overtemperature protections:

- Overtemperature warning (OTW)
- Overtemperature shutdown

The overtemperature warning is an open-drain logic signal and is active low. In normal operation, when no thermal warning is present, the signal is high, whereas when the warning threshold is crossed, the signal is pulled low.

查询"ADP3633"供应商




Figure 23. OTW Signaling Scheme Example

The OTW open-drain configuration allows connection of multiple devices to the same warning bus in a wire-ORed configuration, as shown in Figure 23.

The overtemperature shutdown turns off the device to protect it in the event that the die temperature exceeds the absolute maximum limit in Table 2.

SUPPLY CAPACITOR SELECTION

For the supply input (V $_{\rm DD}$) of the ADP362x/ADP363x family, a local bypass capacitor is recommended to reduce the noise and to supply some of the peak currents that are drawn.

An improper decoupling can dramatically increase the rise times, cause excessive resonance on the OUTA and OUTB pins, and, in some extreme cases, even damage the device, due to inductive overvoltage on the VDD or OUTA/OUTB pins.

The minimum capacitance required is determined by the size of the gate capacitances being driven, but as a general rule, a 4.7 μF , low ESR capacitor should be used. Multilayer ceramic chip (MLCC) capacitors provide the best combination of low ESR and small size. Use a smaller ceramic capacitor (100 nF) with a better high frequency characteristic in parallel to the main capacitor to further reduce noise.

Keep the ceramic capacitor as close as possible to the ADP362x/ADP363x device, and minimize the length of the traces going from the capacitor to the power pins of the device.

PCB LAYOUT CONSIDERATIONS

Use the following general guidelines when designing printed circuit boards (PCBs):

- Trace out the high current paths and use short, wide (>40 mil) traces to make these connections.
- Minimize trace inductance between the OUTA and OUTB outputs and MOSFET gates.
- Connect the PGND pin of the ADP362x/ADP363x device as closely as possible to the source of the MOSFETs.

- Place the V_{DD} bypass capacitor as close as possible to the VDD and PGND pins.
- Use vias to other layers, when possible, to maximize thermal conduction away from the IC.

Figure 24 shows an example of the typical layout based on the preceding guidelines.




Figure 24. External Component Placement Example


Note that the exposed pad of the package is not directly connected to any pin of the package, but it is electrically and thermally connected to the die substrate, which is the ground of the device.

PARALLEL OPERATION

The two driver channels present in the ADP3623/ADP3633 or ADP3624/ADP3634 devices can be combined to operate in parallel to increase drive capability and minimize power dissipation in the driver.

The connection scheme for the ADP3624/ADP3634 devices is shown in Figure 25. In this configuration, INA and INB are connected together, and OUTA and OUTB are connected together.

Particular attention must be paid to the layout in this case to optimize load sharing between the two drivers.



THERMAL CONSIDERATIONS

When designing a power MOSFET gate drive, the maximum power dissipation in the driver must be considered to avoid exceeding maximum junction temperature.

Data on package thermal resistance is provided in Table 2 to help the designer in this task.

There are several equally important aspects that must be considered.

- Gate charge of the power MOSFET being driven
- Bias voltage value used to power the driver
- Maximum switching frequency of operation
- Value of external gate resistance
- Maximum ambient (and PCB) temperature
- Type of package

All of these factors influence and limit the maximum allowable power dissipated in the driver.

The gate of a power MOSFET has a nonlinear capacitance characteristic. For this reason, although the input capacitance is usually reported in the MOSFET data sheet as $C_{\rm ISS}$, it is not useful to calculate power losses.

The total gate charge necessary to turn on a power MOSFET device is usually reported on the device data sheet under Q_G . This parameter varies from a few nanocoulombs (nC) to several hundreds of nC, and is specified at a specific V_{GS} value (10 V or 4.5 V).

The power necessary to charge and then discharge the gate of a power MOSFET can be calculated as:

$$P_{GATE} = V_{GS} \times Q_G \times f_{SW}$$

where:

 V_{GS} is the bias voltage powering the driver (VDD).

 Q_G is the total gate charge.

 f_{SW} is the maximum switching frequency.

The power dissipated for each gate (P_{GATE}) still needs to be multiplied by the number of drivers (in this case, 1 or 2) being used in each package, and it represents the total power dissipated in charging and discharging the gates of the power MOSFETs.

Not all of this power is dissipated in the gate driver because part of it is actually dissipated in the external gate resistor, $R_{\rm G}$. The larger the external gate resistor is, the smaller the amount of power that is dissipated in the gate driver.

In modern switching power applications, the value of the gate resistor is kept at a minimum to increase switching speed and minimize switching losses. In all practical applications where the external resistor is in the order of a few ohms, the contribution of the external resistor can be neglected, and the extra loss is assumed in the driver, providing a good guard band to the power loss calculations.

In addition to the gate charge losses, there are also dc bias losses, due to the bias current of the driver. This current is present regardless of the switching.

$$P_{DC} = V_{DD} \times I_{DD}$$

The total estimated loss is the sum of P_{DC} and P_{GATE} .

$$P_{LOSS} = P_{DC} + (n \times P_{GATE})$$

where n is the number of gates driven.

When the total power loss is calculated, the temperature increase can be calculated as

$$\Delta T_I = P_{LOSS} \times \theta_{IA}$$

Design Example

For example, consider driving two IRFS4310Z MOSFETs with a $V_{\rm DD}$ of 12 V at a switching frequency of 300 kHz, using an ADP3624 in the SOIC_N_EP package.

The maximum PCB temperature considered for this design is 85°C.

From the MOSFET data sheet, the total gate charge is $Q_G = 120 \text{ nC}$.

$$P_{GATE} = 12 \text{ V} \times 120 \text{ nC} \times 300 \text{ kHz} = 432 \text{ mW}$$

$$P_{DC} = 12 \text{ V} \times 1.2 \text{ mA} = 14.4 \text{ mW}$$

$$P_{LOSS} = 14.4 \text{ mW} + (2 \times 432 \text{ mW}) = 878.4 \text{ mW}$$

From the MOSFET data sheet, the SOIC_N_EP thermal resistance is 59°C/W.

$$\Delta T_{I} = 878.4 \text{ mW} \times 59^{\circ}\text{C/W} = 51.8^{\circ}\text{C}$$

$$T_{I} = T_{A} + \Delta T_{I} = 136.8$$
°C $\leq T_{IMAX}$

This estimated junction temperature does not factor in the power dissipated in the external gate resistor and, therefore, provides a certain guard band.


If a lower junction temperature is required by the design, the MINI_SO_EP package can be used, which provides a thermal resistance of 43°C/W, so that the maximum junction temperature is

$$\Delta T_J = 878.4 \text{ mW} \times 43^{\circ}\text{C/W} = 37.7^{\circ}\text{C}$$

$$T_I = T_A + \Delta T_I = 122.7$$
°C $\leq T_{IMAX}$

Other options to reduce power dissipation in the driver include reducing the value of the $V_{\rm DD}$ bias voltage, reducing switching frequency, and choosing a power MOSFET with smaller gate charge.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MS-012-A A

CONTROLLING DIMENSIONS ARE IN MILLIMETER; INCH DIMENSIONS (IN PARENTHESES) ARE ROUNDED-OFF MILLIMETER EQUIVALENTS FOR REFERENCE ONLY AND ARE NOT APPROPRIATE FOR USE IN DESIGN.

Figure 26. 8-Lead Standard Small Outline Package, with Exposed Pad [SOIC_N_EP] Narrow Body (RD-8-1) Dimensions shown in millimeters and (inches)




Figure 27. 8-Lead Mini Small Outline Package with Exposed Pad [MINI_SO_EP] (RH-8-1) Dimensions shown in millimeters

ADP3623/ADP3624/ADP3625/ADP3633/ADP3634/ADP3635 查询"ADP3633"供应商

ORDERING GUIDE

Model	UVLO	Temperature	Do sko na Dossnintia n	Package	Ordering	Duan di
	Option	Range	Package Description	Option	Quantity	Branding
ADP3623ARDZ-RL ¹	4.5 V	−40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N_EP), 13" Tape and Reel	RD-8-1	2,500	
ADP3623ARHZ-RL ¹	4.5 V	−40°C to +85°C	8-Lead Mini Small Outline Package (MINI_SO_EP), 13"Tape and Reel	RH-8-1	3,000	P3
ADP3624ARDZ ¹	4.5 V	−40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N_EP)	RD-8-1		
ADP3624ARDZ-RL ¹	4.5 V	−40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N_EP), Tape Reel	RD-8-1	2,500	
ADP3624ARHZ ¹	4.5 V	−40°C to +85°C	8-Lead Mini Small Outline Package (MINI_SO_EP)	RH-8-1		P4
ADP3624ARHZ-RL ¹	4.5 V	−40°C to +85°C	8-Lead Mini Small Outline Package (MINI_SO_EP), Tape Reel	RH-8-1	3,000	P4
ADP3625ARDZ-RL ¹	4.5 V	−40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N_EP), 13"Tape and Reel	RD-8-1	2,500	
ADP3625ARHZ-RL ¹	4.5 V	−40°C to +85°C	8-Lead Mini Small Outline Package (MINI_SO_EP), 13"Tape and Reel	RH-8-1	3,000	P5
ADP3633ARDZ-RL ¹	9.5 V	−40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N_EP), 13"Tape and Reel	RD-8-1	2,500	
ADP3633ARHZ-RL ¹	9.5 V	−40°C to +85°C	8-Lead Mini Small Outline Package (MINI_SO_EP), 13"Tape and Reel	RH-8-1	3,000	L3
ADP3634ARDZ ¹	9.5 V	−40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N_EP)	RD-8-1		
ADP3634ARDZ-RL ¹	9.5 V	−40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N_EP), 13"Tape and Reel	RD-8-1	2,500	
ADP3634ARHZ ¹	9.5 V	−40°C to +85°C	8-Lead Mini Small Outline Package (MINI_SO_EP)	RH-8-1		L4
ADP3634ARHZ-RL ¹	9.5 V	−40°C to +85°C	8-Lead Mini Small Outline Package (MINI_SO_EP), 13"Tape and Reel	RH-8-1	3,000	L4
ADP3635ARDZ-RL ¹	9.5 V	−40°C to +85°C	8-Lead Standard Small Outline Package (SOIC_N_EP), 13"Tape and Reel	RD-8-1	2,500	
ADP3635ARHZ-RL ¹	9.5 V	−40°C to +85°C	8-Lead Mini Small Outline Package (MINI_SO_EP), 13"Tape and Reel	RH-8-1	3,000	L5

 $^{^{1}}$ Z = RoHS Compliant Part.

